9.1 Power Electronic Converters (Rectifiers, Inverters & DC-DC Topologies)

9.1 Power Electronic Converters (Rectifiers, Inverters & DC-DC Topologies)

Executive Overview: Power electronics form the core interface between generation, transmission, distribution, and utilization equipment in modern power systems. The NCEES PE Power exam rigorously tests the operating principles, steady-state input/output relationships, voltage/current waveforms, and component sizing equations for AC-DC rectifiers, DC-DC switch-mode converters, and DC-AC inverters. Mastery of firing angle delay, duty cycle transfer functions, and modulation indices is essential for solving these quantitative exam problems quickly and accurately.

---

1. Power Semiconductor Switching Devices

Power electronic circuits rely on solid-state semiconductor devices operated in switching mode (fully on or fully off) to minimize internal power dissipation. Understanding the operational limits, control mechanisms, and conduction characteristics of each device class is critical for selecting the appropriate equations on the exam.

Critical Semiconductor Operating Parameters

• Thyristor Latching Current ($I_L$): The minimum anode current required to transition the SCR from forward blocking to forward conduction and remain on after the gate trigger pulse is removed.
• Thyristor Holding Current ($I_H$): The minimum anode current required to maintain conduction once the device is already in the on-state. Note that $I_L > I_H$.
• Reverse Recovery Time ($t_{rr}$) and Charge ($Q_{rr}$): During turn-off of a conducting P-N junction diode or thyristor, stored minority carriers must be cleared before the device can support reverse blocking voltage. The resulting transient reverse recovery current ($I_{rr}$) creates turn-off switching losses and transient overvoltage spikes ($L \cdot di/dt$) requiring RC snubber protection.
• MOSFET On-State Resistance ($R_{DS(on)}$): Causes conduction loss $P_{cond} = I_{rms}^2 R_{DS(on)}$. Because $R_{DS(on)}$ increases sharply with breakdown voltage rating ($R_{DS(on)} \propto V_{BR}^{2.5}$), MOSFETs become inefficient at high line voltages ($> 600\text{ V}$).
• IGBT Conduction & Tail Current: IGBTs combine a MOSFET gate with a bipolar junction transistor (BJT) output. Conductivity modulation of the drift region yields a low on-state voltage drop ($V_{CE(sat)} \approx 1.5 - 2.5\text{ V}$) even at thousands of volts. However, minority carrier recombination during turn-off produces a "tail current" that limits maximum switching frequencies compared to pure MOSFETs.

---

2. AC-to-DC Phase-Controlled Rectifiers

Rectifiers convert alternating current (AC) to direct current (DC). On the PE Power exam, uncontrolled diode bridges and phase-controlled Silicon Controlled Rectifier (SCR) bridges are heavily featured.

Single-Phase Rectifier Topologies

For a single-phase AC source $v_s(t) = V_m \sin(\omega t) = \sqrt{2} V_{rms} \sin(\omega t)$:

1. Single-Phase Uncontrolled Full-Wave Diode Bridge: $V_{dc} = \frac{2 V_m}{\pi} = \frac{2\sqrt{2} V_{rms}}{\pi} \approx 0.900 V_{rms}$
2. Single-Phase Fully Controlled SCR Bridge (with Continuous Inductive Load Current): $V_{dc} = \frac{2 V_m}{\pi} \cos \alpha = \frac{2\sqrt{2} V_{rms}}{\pi} \cos \alpha \approx 0.900 V_{rms} \cos \alpha$ Where $\alpha$ is the gate firing delay angle ($0^\circ \le \alpha \le 180^\circ$). When $\alpha > 90^\circ$, $V_{dc}$ becomes negative, operating in line-commutated inverter mode (transferring power from DC back to the AC grid, provided a DC active source is present).

Three-Phase 6-Pulse Full Bridge Rectifier (Graetz Bridge)

The three-phase 6-pulse bridge consists of six switching devices (three top devices connected to positive DC rail, three bottom devices connected to negative DC rail) fed from a balanced three-phase source with line-to-line RMS voltage $V_{LL}$ and line-to-neutral peak voltage $V_{m,LN} = \sqrt{2} V_{LN} = \sqrt{2} \frac{V_{LL}}{\sqrt{3}} = \sqrt{\frac{2}{3}} V_{LL}$.

Phase A o-------+-------------------+-------------------+
                |                   |                   |
               [D1/T1]             [D3/T3]             [D5/T5]
                |                   |                   |
Phase B o-------+---------+         |                   |      (+) DC Bus
                          |         |                   +--------o
Phase C o-----------------+---------+---------+         |        |
                                              |         |       [Load R-L]
                                             [D4/T4]   [D6/T6]   |
               [D2/T2]                        |         |        |
                |                             |         |        |
                +-----------------------------+---------+--------o
                                                               (-) DC Bus

Average Output DC Voltage Equations

Integrating the line-to-line voltage envelope over a $60^\circ$ conduction interval ($\pi/3$ radians): $V_{dc} = \frac{3}{\pi} \int_{-\pi/6 + \alpha}^{\pi/6 + \alpha} \sqrt{2} V_{LL} \cos(\omega t)\, d(\omega t) = \frac{3\sqrt{2}}{\pi} V_{LL} \cos \alpha = \frac{3\sqrt{3} V_{m,LN}}{\pi} \cos \alpha$ Evaluating the numeric constant: $V_{dc} = \frac{3\sqrt{2}}{\pi} V_{LL} \cos \alpha \approx 1.350 \cdot V_{LL} \cos \alpha$ In terms of line-to-neutral RMS voltage $V_{LN}$: $V_{dc} = \frac{3\sqrt{6}}{\pi} V_{LN} \cos \alpha \approx 2.339 \cdot V_{LN} \cos \alpha$ For an uncontrolled diode bridge ($\alpha = 0^\circ$): $V_{dc0} = \frac{3\sqrt{2}}{\pi} V_{LL} \approx 1.350 V_{LL} = 2.339 V_{LN}$

Key Electrical Metrics for 3-Phase 6-Pulse Rectifiers

• Peak Inverse Voltage (PIV): Maximum reverse voltage across any individual diode or SCR equals the peak AC line-to-line voltage: $\text{PIV} = \sqrt{2} V_{LL} = \sqrt{6} V_{LN}$
• DC Output Ripple Frequency: The output voltage contains six pulses per fundamental cycle: $f_{ripple} = 6 \cdot f_{line} \quad (360\text{ Hz for a } 60\text{ Hz system})$
• Diode RMS and Average Currents (assuming constant smooth DC load current $I_{dc}$): $I_{D,avg} = \frac{I_{dc}}{3}, \qquad I_{D,rms} = \frac{I_{dc}}{\sqrt{3}} \approx 0.577 I_{dc}$
• AC Input Line Current (RMS): $I_{L,rms} = \sqrt{\frac{2}{3}} I_{dc} \approx 0.8165 I_{dc}$
• Displacement Power Factor (DPF) & Total Power Factor (PF): $\text{DPF} = \cos \alpha, \qquad \text{PF} = \frac{I_{L1,rms}}{I_{L,rms}} \cos \alpha = \frac{3}{\pi} \cos \alpha \approx 0.955 \cos \alpha$

12-Pulse Phase-Shifted Rectifiers

Connecting two 6-pulse bridges in series or parallel fed by a three-winding transformer (Wye primary with one Wye secondary and one Delta secondary) creates a $30^\circ$ phase displacement between the two sets of AC secondary voltages. This topology cancels the dominant 5th and 7th harmonic currents on the primary AC side, leaving the lowest harmonic orders as $h = 12k \pm 1$ ($11\text{th}, 13\text{th}, 23\text{rd}, 25\text{th} \dots$). The DC ripple frequency increases to $12 f_{line} = 720\text{ Hz}$, dramatically reducing DC filtering capacitor requirements.

---

3. DC-DC Switching Converters (Choppers)

DC-DC switch-mode converters convert an unregulated DC input voltage $V_{in}$ to a controlled DC output voltage $V_o$ with high electrical efficiency ($> 90-95%$). Analysis assumes ideal lossless components and Continuous Conduction Mode (CCM), where the inductor current $i_L(t)$ remains strictly positive throughout the entire switching period $T_s = 1/f_s$.

Governing Steady-State Principles

1. Inductor Volt-Second Balance: In periodic steady state, the net volt-seconds applied across an ideal inductor over one full switching cycle must equal zero: $\int_0^{T_s} v_L(t)\, dt = 0 \implies \langle v_L \rangle = 0$
2. Capacitor Charge Balance (Ampere-Second Balance): The net charge accumulated on an ideal filter capacitor over one switching cycle must equal zero: $\int_0^{T_s} i_C(t)\, dt = 0 \implies \langle i_C \rangle = 0$

Buck Converter (Step-Down Topology)

The switch is in series with the input; when closed ($0 < t \le D T_s$), $v_L = V_{in} - V_o$. When open ($D T_s < t \le T_s$), the freewheeling diode conducts and $v_L = -V_o$.

$\text{Volt-Second Balance: } (V_{in} - V_o) D T_s + (-V_o) (1 - D) T_s = 0$ $V_o = D \cdot V_{in} \quad (0 < D < 1)$

• Inductor Peak-to-Peak Ripple Current ($\Delta I_L$): $\Delta I_L = \frac{(V_{in} - V_o) D}{f_s L} = \frac{V_{in} D (1 - D)}{f_s L}$
• Output Peak-to-Peak Voltage Ripple ($\Delta V_o$): $\Delta V_o = \frac{\Delta I_L}{8 f_s C} = \frac{V_{in} D (1 - D)}{8 f_s^2 L C}$
• Critical Inductance for CCM ($L_{crit}$): To prevent inductor current from dropping to zero at load resistance $R$: $L_{crit} = \frac{(1 - D) R}{2 f_s}$

Boost Converter (Step-Up Topology)

The inductor is connected directly to the input source. When the switch is closed ($D T_s$), $v_L = V_{in}$. When the switch is open, the inductor discharges through the series diode into the load, where $v_L = V_{in} - V_o$.

$\text{Volt-Second Balance: } V_{in} D T_s + (V_{in} - V_o) (1 - D) T_s = 0$ $V_o = \frac{V_{in}}{1 - D} \quad (V_o \ge V_{in})$

• Inductor Peak-to-Peak Ripple Current ($\Delta I_L$): $\Delta I_L = \frac{V_{in} D}{f_s L}$
• Output Peak-to-Peak Voltage Ripple ($\Delta V_o$): $\Delta V_o = \frac{I_o D}{f_s C} = \frac{V_o D}{R f_s C}$
• Critical Inductance for CCM ($L_{crit}$): $L_{crit} = \frac{D (1 - D)^2 R}{2 f_s}$

Buck-Boost Converter (Inverting Step-Up/Step-Down Topology)

Produces an output voltage that can be either higher or lower in magnitude than the input voltage, but with reversed polarity: $V_o = -\frac{D}{1 - D} V_{in} \implies |V_o| = \frac{D}{1 - D} V_{in}$

• For $D < 0.5$: $|V_o| < V_{in}$ (Step-Down mode)
• For $D > 0.5$: $|V_o| > V_{in}$ (Step-Up mode)
• Critical Inductance for CCM: $L_{crit} = \frac{(1 - D)^2 R}{2 f_s}$

+-----------------------------------------------------------------------------------------+
|                        DC-DC CONVERTER FORMULA REFERENCE TABLE                         |
+-------------------+-------------------------+-------------------------------------------+
| Topology          | Voltage Gain (V_o/V_in) | Inductor Ripple Current (Delta I_L)       |
+-------------------+-------------------------+-------------------------------------------+
| **Buck**          | D                       | (V_in - V_o) * D / (f_s * L)              |
| **Boost**         | 1 / (1 - D)             | V_in * D / (f_s * L)                      |
| **Buck-Boost**    | -D / (1 - D)            | V_in * D / (f_s * L)                      |
+-------------------+-------------------------+-------------------------------------------+

---

4. DC-to-AC Inverters & Pulse Width Modulation (PWM)

Inverters synthesize alternating voltages and currents from a DC link supply. Voltage Source Inverters (VSIs) are standard across grid-connected solar, battery storage, and motor drive applications.

Sinusoidal Pulse Width Modulation (SPWM)

SPWM compares a high-frequency triangular carrier wave $v_{tri}$ (frequency $f_s$, peak $\hat{V}{tri}$) against a fundamental sinusoidal control reference signal $v{control}$ (frequency $f_1$, peak $\hat{V}_{control}$).

1. Amplitude Modulation Index ($m_a$): $m_a = \frac{\hat{V}_{control}}{\hat{V}_{tri}}$
   • Linear Range ($0 \le m_a \le 1.0$): The fundamental output voltage varies linearly with $m_a$.
   • Overmodulation Range ($1.0 < m_a \le 3.24$): Output voltage increases nonlinearly and contains lower-order harmonic distortion.
   • Square-Wave Mode ($m_a \to \infty$): Output switches between $+V_{dc}/2$ and $-V_{dc}/2$ as a basic square wave.
2. Frequency Modulation Ratio ($m_f$): $m_f = \frac{f_s}{f_1} = \frac{f_{carrier}}{f_{fundamental}}$
   • To eliminate even harmonics and ensure waveform quarter-wave symmetry, $m_f$ should be an odd integer.
   • In three-phase inverters, selecting $m_f$ as an odd multiple of 3 (e.g., $15, 21, 27, 33$) cancels dominant carrier-frequency harmonics in the line-to-line output voltages.

Three-Phase VSI Output Voltage Equations (Linear Modulation $m_a \le 1.0$)

• Peak Line-to-Neutral Fundamental Voltage: $\hat{V}_{LN,1} = m_a \cdot \frac{V_{dc}}{2}$
• RMS Line-to-Neutral Fundamental Voltage: $V_{LN,1(rms)} = \frac{\hat{V}_{LN,1}}{\sqrt{2}} = \frac{m_a V_{dc}}{2\sqrt{2}} \approx 0.3536 \cdot m_a V_{dc}$
• RMS Line-to-Line Fundamental Voltage: $V_{LL,1(rms)} = \sqrt{3} \cdot V_{LN,1(rms)} = \frac{\sqrt{3}}{2\sqrt{2}} m_a V_{dc} \approx 0.6124 \cdot m_a V_{dc}$
• Square-Wave Mode (Six-Step Inverter) Output Voltage: $V_{LL,1(rms)} = \frac{\sqrt{6}}{\pi} V_{dc} \approx 0.7797 \cdot V_{dc}$

---

5. Comprehensive Worked Numerical Calculations

Problem 1: Three-Phase Phase-Controlled Rectifier Sizing

Scenario: A 3-phase, $480\text{ V}$ (line-to-line RMS), $60\text{ Hz}$ supply feeds a 6-pulse fully controlled SCR bridge rectifier. The load is an industrial DC electromagnet modeled as a resistance $R = 8.0\ \Omega$ in series with a massive smoothing inductor ($L \to \infty$) that maintains a ripple-free DC current. The SCR firing angle is set to $\alpha = 30.0^\circ$.

Calculate:

1. The average DC output voltage ($V_{dc}$).
2. The average DC load current ($I_{dc}$) and power dissipated ($P_{dc}$).
3. The RMS current rating required for each individual SCR ($I_{SCR,rms}$).
4. The RMS AC input line current ($I_{L,rms}$) and the displacement power factor (DPF).

Calculation Workflow:
Step 1: Compute average DC output voltage
  V_dc = (3 * sqrt(2) / pi) * V_LL * cos(alpha)
  V_dc = 1.35047 * 480 V * cos(30 deg)
  V_dc = 648.226 V * 0.866025 = 561.38 V

Step 2: Compute DC current and load power
  I_dc = V_dc / R = 561.38 V / 8.0 ohms = 70.17 A
  P_dc = V_dc * I_dc = 561.38 V * 70.17 A = 39,392 W = 39.39 kW

Step 3: Compute SCR current ratings
  Each SCR conducts for exactly 1/3 of the period (120 electrical degrees):
  I_SCR_avg = I_dc / 3 = 70.17 A / 3 = 23.39 A
  I_SCR_rms = I_dc / sqrt(3) = 70.17 A / 1.73205 = 40.51 A

Step 4: Compute AC line current and power factor
  I_L_rms = sqrt(2/3) * I_dc = 0.8165 * 70.17 A = 57.29 A
  Displacement Power Factor (DPF) = cos(alpha) = cos(30 deg) = 0.866 lagging
  Apparent Power S = sqrt(3) * V_LL * I_L_rms = sqrt(3) * 480 * 57.29 = 47.63 kVA
  Total Power Factor PF = P / S = 39.39 kW / 47.63 kVA = 0.827 lagging
  (Verification: PF = (3/pi) * cos(30 deg) = 0.9549 * 0.8660 = 0.827)

Problem 2: Buck Converter Inductor and Capacitor Design

Scenario: A DC-DC buck converter powers a telecommunications load. The input voltage is $V_{in} = 48.0\text{ VDC}$, the desired output is $V_o = 12.0\text{ VDC}$, the switching frequency is $f_s = 100\text{ kHz}$, and the rated load resistance is $R = 4.0\ \Omega$ ($I_o = 3.0\text{ A}$). Design specifications require:

• Inductor peak-to-peak ripple current $\Delta I_L \le 20%$ of nominal load current $I_o$.
• Output peak-to-peak voltage ripple $\Delta V_o \le 0.5%$ of output voltage $V_o$.

Calculate:

1. The operating duty cycle ($D$).
2. The minimum required inductance ($L_{min}$) and verify CCM operation.
3. The minimum required filter capacitance ($C_{min}$).

Calculation Workflow:
Step 1: Compute duty cycle D
  D = V_o / V_in = 12.0 V / 48.0 V = 0.25 (25%)

Step 2: Sizing the Inductor L
  Maximum allowable ripple current:
  Delta_I_L_max = 0.20 * I_o = 0.20 * 3.0 A = 0.60 A
  
  From buck ripple equation: Delta_I_L = (V_in - V_o) * D / (f_s * L)
  L_min = (V_in - V_o) * D / (f_s * Delta_I_L_max)
  L_min = (48.0 V - 12.0 V) * 0.25 / (100,000 Hz * 0.60 A)
  L_min = (36.0 * 0.25) / 60,000 = 9.0 / 60,000 = 0.000150 H = 150 uH

  Verify CCM: Critical inductance L_crit = (1 - D) * R / (2 * f_s)
  L_crit = (1 - 0.25) * 4.0 / (2 * 100,000) = 3.0 / 200,000 = 15 uH
  Since L_min (150 uH) >> L_crit (15 uH), the converter operates solidly in CCM.

Step 3: Sizing the Filter Capacitor C
  Maximum allowable voltage ripple:
  Delta_V_o_max = 0.005 * 12.0 V = 0.060 V (60 mV)
  
  From buck voltage ripple equation: Delta_V_o = Delta_I_L / (8 * f_s * C)
  C_min = Delta_I_L / (8 * f_s * Delta_V_o_max)
  C_min = 0.60 A / (8 * 100,000 Hz * 0.060 V)
  C_min = 0.60 / 48,000 = 1.25 * 10^-5 F = 12.5 uF

---

6. Common Exam Traps & Strategic Pitfalls

• Line-to-Line vs. Line-to-Neutral Confusion in 3-Phase Rectifiers: The equation $V_{dc} = 1.35 V_{LL} \cos \alpha$ uses line-to-line RMS voltage. If given line-to-neutral voltage $V_{LN}$, you must use $V_{dc} = 2.34 V_{LN} \cos \alpha$, or convert $V_{LL} = \sqrt{3} V_{LN}$ first.
• Boost Converter Output Range Error: The boost gain $V_o = V_{in} / (1 - D)$ is strictly $\ge V_{in}$. If a calculated boost duty cycle yields $V_o < V_{in}$, the formula has been inverted or misapplied.
• Inverter Linear Range Exceeded: The equation $V_{LL,1(rms)} = 0.612 \cdot m_a V_{dc}$ applies only for $m_a \le 1.0$. For overmodulation or square-wave operation, the linear relationship no longer holds and maximum fundamental line-to-line RMS voltage saturates at $\frac{\sqrt{6}}{\pi} V_{dc} \approx 0.78 V_{dc}$.
• Neglecting Diode Conduction Angle in Diode Bridges: In a 3-phase 6-pulse rectifier, each diode conducts for $120^\circ$ ($1/3$ of each cycle), not $180^\circ$. Hence $I_{D,avg} = I_{dc}/3$ and $I_{D,rms} = I_{dc}/\sqrt{3}$.