5.1 Op-Amp Fundamentals, Characteristics & Virtual Ground

5.1 Op-Amp Fundamentals, Characteristics & Virtual Ground

Operational amplifiers (op-amps) represent the primary active building block of analog avionics, instrumentation, and signal-conditioning systems. Originally developed in analog computing to execute mathematical operations—such as addition, subtraction, integration, and differentiation—modern integrated circuit (IC) operational amplifiers are versatile, direct-coupled, high-gain differential voltage amplifiers. Under the European Aviation Safety Agency (EASA) Part-66 Module 04 syllabus, certifying aircraft maintenance engineers must master op-amp internal functional blocks, understand the contrast between ideal and practical operating parameters, analyze frequency response limitations, and apply the virtual ground principle in flight-critical electronic systems.

---

Operational Amplifier Internal Architecture & Functional Stages

A monolithic operational amplifier comprises dozens of integrated bipolar junction transistors (BJTs) or field-effect transistors (FETs), matched resistors, and an internal compensation capacitor fabricated onto a single silicon die. Regardless of specific internal topology, every standard op-amp consists of three cascaded functional stages operating across dual power supply rails:

graph LR
    subgraph OpAmpInternal["Operational Amplifier Internal Functional Architecture"]
        IN1["Non-Inverting Input (+)"] --> DIFF["Stage 1: Differential Input Stage<br/>• Dual balanced transistors<br/>• Constant tail current source<br/>• High differential gain<br/>• High CMRR & high Z_in"]
        IN2["Inverting Input (-)"] --> DIFF
        DIFF --> LEVEL["Stage 2: Intermediate Gain & Level Shifter<br/>• High voltage amplification<br/>• Translates DC operating level<br/>• Internal Miller capacitor C_c (30 pF)"]
        LEVEL --> OUTSTAGE["Stage 3: Push-Pull Output Stage<br/>• Class AB complementary pair<br/>• Low output impedance Z_out<br/>• Short-circuit current protection"]
        OUTSTAGE --> OUTPIN["Single-Ended Output (V_out)"]
    end

1. Differential Input Stage

The input stage consists of a balanced differential pair of matched transistors (bipolar NPN/PNP pairs in classic devices like the $\mu\text{A}741$, or JFET/MOSFET pairs in modern BiFET amplifiers like the TL081) biased by a constant-current source ("current tail"). It provides two input terminals:

• Non-Inverting Input ($+$): An input voltage applied here produces an in-phase change at the amplifier output.
• Inverting Input ($-$): An input voltage applied here produces a $180^\circ$ phase-inverted response at the amplifier output.

The primary function of this stage is to amplify only the differential voltage ($V_d = V^+ - V^-$) while rejecting common-mode signals (noise or DC offsets identical on both inputs). It provides the amplifier with exceptionally high input impedance and establishes its Common-Mode Rejection Ratio (CMRR).

2. Intermediate High-Gain Voltage Stage & Level Shifter

The output of the differential stage is coupled into one or more direct-coupled high-gain voltage amplifier stages. Because the cascading of direct-coupled transistor stages introduces a positive DC bias shift that climbs toward the positive supply rail, a level-shifting circuit is incorporated. This level shifter shifts the DC quiescent operating point back down toward zero volts, ensuring that when the differential input is zero ($V_d = 0\text{ V}$), the quiescent DC output sits precisely at zero volts relative to ground.

This stage also incorporates an internal frequency compensation capacitor (a Miller capacitor, typically $C_c \approx 30\text{ pF}$ in the $\mu\text{A}741$). This capacitor introduces a dominant low-frequency pole that rolls off open-loop gain at $-20\text{ dB/decade}$ ($-6\text{ dB/octave}$), guaranteeing unconditional closed-loop stability and preventing self-oscillation when $100%$ negative feedback is applied.

3. Push-Pull Complementary Output Stage

The final stage is a Class AB complementary push-pull emitter follower (or source follower). It provides substantial current gain and an extremely low output impedance ($Z_{out} \approx 50\text{--}75\ \Omega$ open-loop), enabling the op-amp to drive low-impedance external loads without signal attenuation. This stage incorporates active current-limiting transistors that clamp maximum output current (typically to $\approx 25\text{ mA}$) to protect the IC during accidental output short circuits to chassis ground or supply rails.

4. Dual Power Supply Configuration

Operational amplifiers are typically energized from symmetrical positive and negative DC power supply rails, designated $+V_{CC}$ and $-V_{EE}$ (or $\pm V_{CC}$), commonly $\pm 15\text{ V DC}$ or $\pm 12\text{ V DC}$ in airborne instrumentation. Notably, a standard op-amp IC package possesses no dedicated ground terminal pin. The zero-volt ($0\text{ V}$) circuit ground reference is established externally by the common return line of the dual power supply. Symmetrical rails permit the output voltage to swing seamlessly both positive and negative around the zero-volt ground plane.

---

Ideal vs. Practical Op-Amp Characteristics

Circuit analysis begins with the concept of the ideal operational amplifier, a theoretical construct whose parameters simplify mathematical derivations. Certifying technicians, however, must evaluate real-world discrepancies when troubleshooting precision aircraft electronics.

Open-Loop Voltage Gain ($A_{OL}$) and Output Saturation

The open-loop gain is the differential voltage amplification achieved without any external feedback loop:

$V_{out} = A_{OL} (V^+ - V^-) = A_{OL} \cdot V_d$

Because $A_{OL}$ typically ranges between $100,000$ and $1,000,000$ ($100\text{ to }120\text{ dB}$), an open-loop op-amp cannot function as a linear amplifier. For example, with $A_{OL} = 200,000$ and a dual $\pm 15\text{ V}$ supply, a differential input voltage of merely:

$V_d = \frac{V_{sat}}{A_{OL}} = \frac{13.5\text{ V}}{200,000} = 67.5\ \mu\text{V}$

is sufficient to drive the output into full saturation. In standard op-amps, the maximum output voltage swing ($V_{sat}$) is limited by internal transistor saturation drops to approximately $1.5\text{ V to }2.0\text{ V}$ below the power supply rails (i.e., $\pm 13.5\text{ V}$ on $\pm 15\text{ V}$ rails). Modern "rail-to-rail" op-amps utilize MOSFET output stages that swing within millivolts of the supply rails.

Common-Mode Rejection Ratio (CMRR)

In aircraft electrical environments, sensor wiring runs through wire bundles alongside high-current $115\text{ V, } 400\text{ Hz}$ AC power lines and radio frequency (RF) transmitter cabling. These fields induce identical noise voltages on both input conductors. The Common-Mode Rejection Ratio (CMRR) quantifies an amplifier's ability to reject this common-mode noise ($A_{cm}$) while amplifying the desired differential sensor voltage ($A_d$):

$\text{CMRR} = \left| \frac{A_d}{A_{cm}} \right|$ $\text{CMRR}_{\text{dB}} = 20 \log_{10} \left( \frac{A_d}{A_{cm}} \right)$

If an op-amp has an open-loop differential gain of $A_d = 100,000$ and a $\text{CMRR}$ of $90\text{ dB}$:

$90\text{ dB} = 20 \log_{10} \left( \frac{100,000}{A_{cm}} \right) \implies \frac{100,000}{A_{cm}} = 10^{4.5} \approx 31,623 \implies A_{cm} \approx 3.16$

A common-mode noise spike of $1.0\text{ V}$ will produce only $3.16\text{ V}$ of output noise, whereas a $1.0\text{ V}$ differential signal would drive the op-amp into immediate saturation, proving that common-mode interference is suppressed by more than $31,000$ times relative to differential data.

Gain-Bandwidth Product (GBWP)

Because internal compensation capacitors roll off open-loop gain above a low break frequency ($f_b \approx 5\text{ to }10\text{ Hz}$) at a constant rate of $-20\text{ dB/decade}$, the product of closed-loop voltage gain ($A_{cl}$) and $-3\text{ dB}$ cutoff frequency ($f_c$) remains constant. This parameter is the Gain-Bandwidth Product (GBWP) or unity-gain frequency ($f_T$):

$\text{GBWP} = A_{cl} \cdot f_c = f_T$

For a standard $\mu\text{A}741$ with $f_T = 1.0\text{ MHz}$:

• Configured for a closed-loop gain of $A_{cl} = 100$ ($40\text{ dB}$), its operational bandwidth is $f_c = \frac{1.0\text{ MHz}}{100} = 10\text{ kHz}$.
• Configured for unity gain ($A_{cl} = 1$, $0\text{ dB}$), its bandwidth extends to $1.0\text{ MHz}$.

---

Slew Rate & Full-Power Bandwidth Limitations

While small-signal bandwidth is governed by the linear Gain-Bandwidth Product, large-signal high-frequency response is strictly governed by the Slew Rate ($SR$). Slew rate is defined as the maximum rate of change of output voltage that the op-amp can produce per unit of time:

$SR = \left. \frac{dV_{out}}{dt} \right|_{max} \quad \left[ \text{expressed in } \frac{\text{V}}{\mu\text{s}} \right]$

Physical Root Cause: Internal Compensation Charging

When a high-frequency step input is applied, the input differential pair is driven completely out of balance, steering its entire constant tail current ($I_{tail}$) into charging the internal Miller compensation capacitor ($C_c$). The rate of voltage change across this capacitor is physically bounded by the capacitor charging equation:

$I = C \frac{dV}{dt} \implies \left. \frac{dV_{out}}{dt} \right|_{max} = \frac{I_{tail}}{C_c}$

In a standard $\mu\text{A}741$ op-amp, the differential stage tail current is $I_{tail} \approx 15\ \mu\text{A}$ and the compensation capacitor is $C_c = 30\text{ pF}$:

$SR = \frac{15 \times 10^{-6}\text{ A}}{30 \times 10^{-12}\text{ F}} = 500,000\text{ V/s} = 0.5\text{ V}/\mu\text{s}$

Modern high-speed BiFET amplifiers achieve slew rates of $13\text{ to }50\text{ V}/\mu\text{s}$ by utilizing FET input stages with higher tail currents and smaller compensation networks.

Full-Power Bandwidth ($f_{max}$)

For an undistorted output sine wave of peak amplitude $V_p$ and frequency $f$:

$v_{out}(t) = V_p \sin(2\pi f t)$ $\frac{dv_{out}}{dt} = 2\pi f V_p \cos(2\pi f t)$ $\left. \frac{dv_{out}}{dt} \right|_{max} = 2\pi f V_p$

To prevent the output waveform from distorting, this maximum rate of change must not exceed the slew rate ($2\pi f V_p \le SR$). The maximum undistorted frequency at peak output voltage is the full-power bandwidth ($f_{max}$):

$f_{max} = \frac{SR}{2\pi V_p}$

[!WARNING] Slew-Induced Distortion Hazard: If an avionics audio or flight-control amplifier receives a large-amplitude signal exceeding $f_{max}$, the amplifier output cannot follow the required rate of change. The sine wave degenerates into a distorted triangular wave with severely attenuated amplitude and gross harmonic distortion, potentially triggering false servo positioning or audio communication breakdown.

---

The Virtual Earth / Virtual Ground Concept

The virtual ground (or virtual earth) principle is the foundational concept governing operational amplifier closed-loop circuit analysis. Consider an op-amp operating in an inverting configuration with negative feedback:

graph LR
    subgraph VirtualGroundNode["Virtual Earth / Ground Analysis"]
        VIN["V_in"] -->|I_in| RIN["R_in"] 
        RIN --> VG["Inverting Node (-)<br/>• Constrained to 0V (Virtual Ground)<br/>• High Z_in means I_in pin = 0A"]
        VG -->|I_f| RF["Feedback Resistor R_f"]
        RF --> VOUT["V_out"]
        GNDP["Non-Inverting Node (+) = Chassis 0V"] --> OPAMP["Op-Amp Core<br/>A_OL = 200,000"]
        VG --> OPAMP
        OPAMP --> VOUT
    end

Mathematical Derivation of Virtual Ground

1. By definition, the op-amp output voltage is related to the differential input voltage by: $V_{out} = A_{OL} (V^+ - V^-) = A_{OL} \cdot V_d$
2. Rearranging for differential input voltage: $V_d = V^+ - V^- = \frac{V_{out}}{A_{OL}}$
3. In any linear, operational negative feedback circuit, the output voltage is bounded between the power rails (for example, $-13.5\text{ V} \le V_{out} \le +13.5\text{ V}$). Because open-loop gain $A_{OL}$ is enormous ($10^5\text{ to }10^6$), the quotient approaches zero: $V_d = V^+ - V^- = \frac{\pm 13.5\text{ V}}{200,000} \approx \pm 67.5\ \mu\text{V} \approx 0\text{ V}$
4. Therefore, the op-amp's negative feedback mechanism automatically adjusts the output voltage to force the inverting terminal voltage to track the non-inverting terminal voltage: $V^- \approx V^+$
5. When the non-inverting terminal ($+$) is physically wired to circuit ground ($V^+ = 0\text{ V}$), the inverting terminal ($-$) is actively held at $0\text{ V}$.

[!NOTE] Virtual vs. Physical Ground: The inverting input terminal is termed a virtual ground because it sits at ground potential ($0.0\text{ V}$) without being physically wired to the chassis ground plane. If a technician measures the voltage at this node with a high-impedance digital multimeter, it reads 0 V. However, because the op-amp input impedance is virtually infinite ($Z_{in} \ge 2\text{ M}\Omega$), no current can enter or leave the inverting pin ($I^- = 0\text{ A}$). Consequently, all current entering the summing node from the input resistor must flow entirely through the feedback resistor.