18.1 Computer Fundamentals: Hardware Architecture, Memory & OS

18.1 Computer Fundamentals: Hardware Architecture, Memory & OS

In modern retail banking, digital infrastructure is inseparable from day-to-day branch operations. When a Junior Associate works at a branch counter terminal, executes a fund transfer on the Core Banking Solution (CBS), or scans a clearing instrument through the Cheque Truncation System (CTS), they interact directly with layered computer hardware, system software, and specialized peripherals.

Historically initiated following the landmark Rangarajan Committee Recommendations on banking computerization, Indian public sector banks transitioned entirely from manual ledger registers to centralized automated networks. A solid grasp of hardware architecture, memory hierarchies, storage metrics, and operating systems forms an indispensable component of the SBI Clerk syllabus.

---

1. The Von Neumann Architecture & Central Processing Unit (CPU)

Virtually all modern commercial computers, automated teller machines (ATMs), and bank branch workstations are built upon the Von Neumann Architecture (first proposed by mathematician John von Neumann in 1945). Its central design tenet is the Stored-Program Concept, wherein program instructions and operational data share the same unified memory space.

+-------------------------------------------------------------+
|                 CENTRAL PROCESSING UNIT (CPU)               |
|  +-----------------------+     +-------------------------+  |
|  | Control Unit (CU)     |     | Arithmetic Logic Unit   |  |
|  | - Instruction Decoder |     | (ALU)                   |  |
|  | - Timing & Sequencer  |     | - Add, Subtract, Shift  |  |
|  +-----------------------+     | - AND, OR, NOT, Compare |  |
|              ^                 +-------------------------+  |
|              |                              ^               |
|              v                              v               |
|  +-------------------------------------------------------+  |
|  | Internal Registers (PC, IR, MAR, MDR, Accumulator)    |  |
|  +-------------------------------------------------------+  |
|  | Multi-Level Cache Memory (L1 Cache, L2 Cache)         |  |
+--+-------------------------------------------------------+--+
                               | (System Bus: Data, Address, Control)
                               v
+-------------------------------------------------------------+
|               PRIMARY MEMORY (RAM / DRAM / ROM)             |
+-------------------------------------------------------------+

Primary Subsystems of the CPU

1. Arithmetic Logic Unit (ALU): Performs all elementary arithmetic computations (addition, subtraction, multiplication, division) and logical decision-making evaluations (comparisons such as equal to, greater than, less than, as well as Boolean operations like AND, OR, NOT).
2. Control Unit (CU): Often described as the central nervous system of the processor. The CU does not execute data processing itself; rather, it fetches instructions sequentially from primary memory, decodes operation codes (opcodes), generates micro-timing signals, and directs the routing of data across internal registers and external buses.
3. Internal Processor Registers: Small, ultra-fast storage cells fabricated directly on the CPU silicon die that store immediate operational operands and status flags:
   • Program Counter (PC): Holds the memory address of the next sequential instruction waiting to be fetched and executed.
   • Instruction Register (IR): Temporarily stores the current instruction opcode while the Control Unit decodes it.
   • Memory Address Register (MAR): Holds the physical RAM memory address currently being read from or written to via the system address bus.
   • Memory Data Register (MDR) / Memory Buffer Register (MBR): Holds the actual data word transferred to or from the memory location specified by the MAR.
   • Accumulator (AC): Serves as the primary operational register that collects and holds intermediate results produced by ALU computations.
4. Multi-Level Cache Memory (L1, L2, L3): High-speed Static RAM (SRAM) integrated into the CPU die to mitigate the Von Neumann Bottleneck—the operational speed disparity between an ultra-fast CPU core (operating in gigahertz) and relatively slower main system RAM (DRAM). Cache exploits the principles of Temporal Locality (recently accessed data is likely to be accessed again soon) and Spatial Locality (data stored near recently accessed addresses is likely to be needed shortly).
   • L1 Cache: The smallest (typically 32 KB to 64 KB per core), fastest, and split into distinct Instruction Cache (L1i) and Data Cache (L1d).
   • L2 Cache: Larger (typically 512 KB to 2 MB per core), slightly higher latency than L1, dedicated to individual processor cores.
   • L3 Cache: The largest on-die cache (typically 8 MB to 64 MB+), shared across all physical CPU processing cores.

---

2. The System Bus Architecture

The CPU communicates with primary memory, storage controllers, and peripheral input/output adapters across a collection of shared parallel or serial electronic pathways termed the System Bus. The system bus is partitioned into three distinct functional channels:

---

3. Computer Memory Hierarchy & Storage Technologies

Computer memory is structured hierarchically based on a fundamental engineering trade-off: as one moves closer to the CPU, access speed increases, unit cost per byte increases, and overall storage capacity decreases.

                      /\  [FASTEST / SMALLEST / HIGHEST COST]
                     /  \      Internal CPU Registers (Sub-nanosecond)
                    /----\     L1, L2, L3 Cache (SRAM: 1 - 10 ns)
                   /      \    Main Memory / RAM (DRAM: 10 - 50 ns)
                  /--------\   Solid-State Drives (NAND Flash: 50 - 100 µs)
                 /          \  Hard Disk Drives (Magnetic: 5 - 10 ms)
                /------------\ Optical Discs & Tape (Seconds - Minutes)
               /______________\ [SLOWEST / LARGEST / LOWEST COST]

Primary Memory: RAM vs. ROM

Primary memory is directly accessible by the CPU via the memory bus.

Random Access Memory (RAM)

RAM is volatile memory, meaning all stored binary states are lost immediately when electrical power is interrupted.

• Dynamic RAM (DRAM): Fabricated using a single transistor and a microscopic storage capacitor per bit cell. Because capacitors naturally leak electrical charge over milliseconds, DRAM requires continuous periodic electrical refresh cycles (hundreds of times per second) to retain data. DRAM is cost-effective, features high packing density, and constitutes standard system main memory (e.g., DDR4, DDR5 RAM).
• Static RAM (SRAM): Fabricated using a 4-to-6 transistor flip-flop circuit per bit cell. It does not require refresh cycles as long as power is continuously supplied. SRAM is significantly faster than DRAM, consumes less power during idle states, but is far more expensive and physically larger per bit. Hence, SRAM is reserved almost exclusively for CPU cache memory.

Read-Only Memory (ROM)

ROM is non-volatile memory that retains recorded operational routines permanently, even during complete power shutdown. It holds essential boot-strap firmware, such as the BIOS (Basic Input/Output System) or modern UEFI (Unified Extensible Firmware Interface).

• PROM (Programmable ROM): Blank memory chips manufactured with fusible links. Can be programmed with custom binary code exactly once using a specialized device called a PROM burner/programmer. Once written, the links are permanently blown and cannot be modified.
• EPROM (Erasable Programmable ROM): Can be erased and reprogrammed. Erasing requires exposing the chip's internal quartz window to intense ultraviolet (UV) light for 20 to 30 minutes, which resets all memory cells to binary 1s simultaneously.
• EEPROM (Electrically Erasable Programmable ROM): Can be erased and rewritten electrically at the individual byte level without physical removal from the motherboard. Modern flash memory (used in USB thumb drives, memory cards, and Solid-State Drives) is an advanced variation of EEPROM utilizing block-level block erasure.

Secondary Memory Technologies

Secondary storage holds operating systems, application files, and core banking databases permanently.

• Hard Disk Drives (HDDs): Magnetic storage devices featuring spinning rigid platters coated with ferromagnetic material, read/write electromagnetic heads actuated on moving arms, and standard rotational speeds of 5,400 or 7,200 Revolutions Per Minute (RPM). HDDs are vulnerable to mechanical shock and exhibit seek latency.
• Solid-State Drives (SSDs): Non-volatile flash storage devices containing no moving mechanical components. Data is stored in semiconductor NAND flash memory cells categorized as Single-Level Cell (SLC - 1 bit/cell), Multi-Level Cell (MLC - 2 bits/cell), Triple-Level Cell (TLC - 3 bits/cell), or Quad-Level Cell (QLC - 4 bits/cell). Connected via SATA or high-speed PCIe NVMe (Non-Volatile Memory Express) interfaces, SSDs provide rapid Input/Output Operations Per Second (IOPS) critical for banking database transactions.
• Optical Storage Discs: Read and written using focused laser diodes that detect reflective 'lands' and microscopic non-reflective 'pits' pressed into polycarbonate layers:
  • Compact Disc (CD): Standard data capacity of 700 MB (infrared laser, 780 nm wavelength).
  • Digital Versatile Disc (DVD): Standard single-layer capacity of 4.7 GB; dual-layer capacity of 8.5 GB (red laser, 650 nm wavelength).
  • Blu-ray Disc (BD): Standard single-layer capacity of 25 GB; dual-layer capacity of 50 GB (blue-violet laser, 405 nm wavelength).

---

4. Memory Units Conversion Ladder

In computational systems, the fundamental unit of information is the bit (binary digit: 0 or 1). Memory capacities scale by powers of 2 ($2^{10} = 1,024$) in traditional binary addressing:

[!NOTE] Binary vs. Decimal Storage Discrepancy: Storage manufacturers market drive capacities using decimal powers ($1\text{ KB} = 10^3 = 1,000\text{ bytes}$), whereas operating systems calculate space using binary powers ($1\text{ KiB} = 2^{10} = 1,024\text{ bytes}$). Consequently, a commercial 1 TB hard drive is reported by the OS as approximately $931.3\text{ GB}$ ($10^{12} \div 2^{30}$). In banking exams, questions usually follow the 1,024 multiplier rule unless the decimal standard is explicitly stated.

---

5. Specialized Banking Input and Output Devices

Branch operations rely on both generic peripherals (keyboards, optical mice, laser printers) and highly specialized, tamper-resistant input/output hardware.

                               +----------------------------+
                               | SPECIALIZED BANKING I/O    |
                               +--------------+-------------+
                                              |
       +-------------------+------------------+-------------------+-------------------+
       |                   |                                      |                   |
       v                   v                                      v                   v
+--------------+   +---------------+                              +---------------+   +---------------+
|     MICR     |   |      OCR      |                              |  BIOMETRICS   |   | PASSBOOK PRT  |
| Cheque CTS   |   | KYC Scanners  |                              | AePS & CBS    |   | Dot Matrix    |
| Clearances   |   | Passport/Aad  |                              | Finger / Iris |   | Printheads    |
+--------------+   +---------------+                              +---------------+   +---------------+

Magnetic Ink Character Recognition (MICR)

MICR is the cornerstone technology governing national cheque clearing under the Reserve Bank of India's Cheque Truncation System (CTS-2010).

• Operating Principle: The bottom white band of every bank cheque (the MICR band) is printed with specialized ink containing iron oxide particles. When processed through high-speed sorter-scanner reader transports, the characters are magnetized and read via electromagnetic induction heads, ensuring virtually 100% accuracy even if the cheque is stamped, folded, or smudged with ink.
• Font Standard: India utilizes the E-13B font standard (comprising 10 numerical digits 0-9 and 4 special delimiter symbols: Transit, On-Us, Amount, and Dash).
• The 9-Digit MICR Code Structure: Every cheque leaf features an unambiguous 9-digit code partitioned into three distinct segments:

$\mathbf{\underbrace{1\ 1\ 0}_{\text{City Code}} \quad \underbrace{0\ 0\ 2}_{\text{Bank Code}} \quad \underbrace{0\ 1\ 5}_{\text{Branch Code}}}$

1. First 3 Digits (City Code): Generally corresponds to the first 3 digits of the city's Postal PIN Code (e.g., 110 represents New Delhi, 400 represents Mumbai, 700 represents Kolkata).
2. Middle 3 Digits (Bank Code): A unique numerical identifier assigned to each commercial bank by the RBI (e.g., 002 uniquely identifies the State Bank of India).
3. Last 3 Digits (Branch Code): Represents the specific operating branch of that bank within the designated city.

Other Specialized Input Devices

• Optical Character Recognition (OCR): Uses photoelectric sensors and pattern-matching software algorithms to convert scanned bitmap images of typewritten or printed text into editable, searchable machine-encoded text. Used extensively in branches to extract data automatically from passports, PAN cards, and Aadhaar cards during KYC onboarding.
• Optical Mark Recognition (OMR): Detects the presence or absence of a dark pencil or ink mark on predefined grid coordinates of a paper form. Primarily utilized in competitive examinations, loan customer survey sheets, and audit checklists.
• Barcode & QR Code Readers: Optical scanners that read 1D linear barcodes (Universal Product Code / Code 128) using reflected laser light, or 2D matrix barcodes (Quick Response - QR Codes) via digital image sensors. Extensively deployed in branches for tracking registered mail postal consignments, cheque book delivery packets, and BharatQR counter payments.
• Biometric Scanners: Optical or capacitive fingerprint sensors and infrared iris cameras integrated into branch CBS terminals and Customer Service Point (CSP) micro-ATMs. Essential for executing transactions under the Aadhaar Enabled Payment System (AePS), ensuring non-repudiation of customer withdrawals and account opening.

Specialized Banking Output Devices

• Passbook Printers: Specialized multi-pin impact dot-matrix printers designed with automatic page-alignment, margin sensors, and thickness-compensating print heads capable of feeding bound multi-page customer passbooks to print sequential transaction ledgers.
• Automated Teller Machines (ATMs) & ADWMs: Integrated output units containing motorized cash dispensing cassettes, encrypted PIN pads (EPP), thermal receipt slip printers, and tactile transaction displays.

---

6. Software Taxonomy: System vs. Application Software

Software refers to the complete collection of programs, procedures, routines, and documentation that instruct computer hardware on what operations to perform.

                                +--------------------------+
                                |    COMPUTER SOFTWARE     |
                                +------------+-------------+
                                             |
                    +------------------------+------------------------+
                    |                                                 |
                    v                                                 v
        +-----------------------+                         +-----------------------+
        |    SYSTEM SOFTWARE    |                         |  APPLICATION SOFTWARE |
        +-----------+-----------+                         +-----------+-----------+
                    |                                                 |
       +------------+------------+                       +------------+------------+
       |            |            |                       |                         |
       v            v            v                       v                         v
  +---------+  +---------+  +---------+             +---------+               +---------+
  |   OS    |  | Device  |  | Utility |             | General |               | Special | 
  | Windows |  | Drivers |  | Tools   |             | Purpose |               | CBS/CRM |
  | Linux   |  | NIC/Prt |  | Antivir |             | MS Off. |               | BaNCS   |
  +---------+  +---------+  +---------+             +---------+               +---------+

Essential System Utilities

Utilities are system programs that optimize, configure, analyze, and maintain computer performance:

• Disk Defragmenter: Reorganizes non-contiguous, fragmented data blocks across magnetic hard drive sectors, consolidating individual files into contiguous storage sectors to minimize read/write head movement and improve retrieval speed (Note: Defragmentation is unnecessary and harmful on SSDs due to wear-leveling algorithms and zero seek latency).
• Antivirus & Anti-Malware: Continuously monitors file system calls, process memory, and network sockets to detect, isolate, and neutralize malicious code via signature-based matching and heuristic behavioral analysis.
• Disk Cleanup / Backup Utilities: Locates and purges unneeded temporary files, browser caches, and orphaned system logs, and manages scheduled differential or incremental system state backups.

---

7. Operating Systems: Architectural Roles & Classifications

The Operating System (OS) is the fundamental system software program that acts as an intermediary between computer hardware and the application programs/users. Its primary architectural functions encompass:

1. Processor Management & CPU Scheduling: Coordinates the execution of concurrent processes:
   • First-Come, First-Served (FCFS): Non-preemptive; processes are scheduled strictly in arrival order (prone to the convoy effect where short jobs wait behind long jobs).
   • Shortest Job First (SJF): Selects the process with the smallest CPU burst time; optimal in minimizing average waiting time but risks starvation for long processes.
   • Round Robin (RR): Preemptive scheduling where every active process is allocated a fixed slice of CPU execution time, termed a time quantum. When the quantum expires, the process is moved to the tail of the ready queue. Standard in multi-user banking time-sharing systems.
   • Priority Scheduling: Assigns numerical priority weights; the CPU executes the highest-priority runnable process first.
2. Memory Management: Allocates and de-allocates primary memory blocks. Employs Virtual Memory, a memory management technique implemented via hardware MMUs (Memory Management Units) that maps physical RAM and secondary storage (swap space / page file) into a contiguous virtual address space. Divides memory into fixed-size pages (mapped to physical page frames). When a process references a page not currently resident in RAM, a Page Fault occurs, prompting the OS to retrieve it from secondary storage. Excessive paging causing system freeze is known as thrashing.
3. File System Management: Organizes files logically into directory trees and manages block allocation:
   • FAT32 (File Allocation Table 32): Legacy file system; maximum single file size is strictly limited to 4 GB, and maximum volume partition size is limited to 2 TB. Lacks native file-level security permissions and journaling.
   • NTFS (New Technology File System): Standard modern Windows file system; supports massive files (up to 16 TB+), provides built-in file encryption (EFS), transparent compression, disk quotas, access control lists (ACLs) for user security, and journaling (which logs metadata changes to prevent file corruption during sudden power failures).
   • exFAT (Extended FAT): Optimized for high-capacity removable flash memory drives, removing FAT32's 4 GB individual file size barrier.

Operating System Classifications

• Batch Operating System: Users submit offline jobs on punched cards or tapes to a human operator who batches similar jobs together for automated execution without interactive user intervention.
• Time-Sharing / Multitasking OS: Uses rapid CPU scheduling (time slicing) to switch between multiple user programs so quickly that each user experiences simultaneous, dedicated system access.
• Real-Time Operating System (RTOS): Guarantees deterministic, microsecond-accurate response times to external events. Subdivided into Hard Real-Time (missing a deadline results in total catastrophic system failure, e.g., pacemaker or missile guidance) and Soft Real-Time (deadlines are critical but occasional minor latency degrades quality without total collapse, e.g., live video streaming or ATM transaction controllers).
• Distributed OS: Coordinates multiple autonomous, interconnected computational nodes across a network, presenting them to users as a single unified computing system.
• Mobile Operating Systems: Tailored for touchscreen mobile devices with constrained battery and memory footprints (e.g., Android, built on a modified Linux kernel; Apple iOS, based on Unix/Darwin).