9.3 Variable Frequency Drives (VFDs) & PLC Applications

Key Takeaways

  • Variable Frequency Drives (VFDs) regulate three-phase AC motor speed by altering supply frequency per the synchronous speed formula Ns=120fPN_s = \frac{120f}{P} while maintaining a constant Volts-per-Hertz (V/HzV/Hz) ratio to preserve rated magnetic flux.

  • The three primary power stages of a VFD are the Converter (three-phase diode bridge rectifying AC to DC), the DC Bus/Link (capacitors and chokes filtering ripple into smooth DC), and the Inverter (IGBTs utilizing Pulse Width Modulation to synthesize variable-voltage, variable-frequency AC).

  • Steep IGBT switching rise times (dv/dtdv/dt) combined with long motor lead runs produce reflected wave phenomena, creating standing peak voltages exceeding 1,600V that destroy winding insulation unless mitigated by inverter-duty motors, load reactors, or dv/dtdv/dt filters.

  • Programmable Logic Controllers (PLCs) execute a continuous four-step scan cycle: Input Scan (reading field devices into the Input Image Table), Program Logic Execution (evaluating ladder rungs sequentially), Output Scan (writing data to field actuators), and Housekeeping/Diagnostics.

  • Normally Closed (NC) physical field Stop pushbuttons deliver continuous 24VDC to PLC input modules, setting the memory image bit to 1 (True); therefore, they must be programmed in ladder logic using Examine If Closed (XIC) instructions to maintain run logic.

Last updated: October 2026

9.3 Variable Frequency Drives (VFDs) & PLC Applications

Modern commercial and industrial facilities have evolved beyond electro-mechanical motor starters toward digital solid-state control. Variable Frequency Drives (VFDs) provide smooth acceleration, precise process speed regulation, and immense energy savings on centrifugal fan and pump systems. Concurrently, Programmable Logic Controllers (PLCs) have replaced banks of hardwired control relays with microprocessor-based software logic. Electricians must comprehend the internal power electronics of VFDs, transmission line installation hazards, PLC architecture, and the translation of hardwired field devices into software instructions.


VFD Principles & Motor Speed Math

The operating speed of an AC squirrel-cage induction motor is determined by the frequency of the applied electrical power and the physical pole construction of the stator windings:

Ns=120×fPN_s = \frac{120 \times f}{P}

Where:

  • NsN_s = Synchronous Speed of the stator rotating magnetic field in revolutions per minute (RPM)
  • ff = Frequency of the electrical supply in Hertz (Hz)
  • PP = Number of Stator Poles per phase (always an even integer: 2, 4, 6, 8...)
  • 120120 = Mathematical constant (60 seconds/minute×2 poles/pole-pair60\text{ seconds/minute} \times 2\text{ poles/pole-pair})

Rotor Slip

In an induction motor, the mechanical rotor never rotates at synchronous speed; it must rotate slightly slower than the stator field to cut magnetic flux lines and induce rotor current. This speed difference is termed slip:

Slip (%)=Ns−NrNs×100%\text{Slip } (\%) = \frac{N_s - N_r}{N_s} \times 100\%

For a standard 4-pole motor operating on a 60 Hz utility line, synchronous speed is Ns=120×604=1800 RPMN_s = \frac{120 \times 60}{4} = 1800\text{ RPM}. With a typical 3% full-load slip, rated rotor shaft speed (NrN_r) is approximately 1745 RPM.

Because the number of stator poles (PP) is permanently fixed by copper wire coils embedded in the stator slots, modulating the supply frequency (ff) is the only practical, efficient method to vary motor speed across a continuous operating spectrum without mechanical clutches or gearboxes.


The Three Internal Stages of a VFD

A Variable Frequency Drive converts fixed-frequency, fixed-voltage AC utility power into a continuously adjustable AC output through three internal power electronics stages:

480VAC 60Hz AC Line ---> [ 1. CONVERTER ] ---> [ 2. DC BUS / LINK ] ---> [ 3. INVERTER ] ---> Motor
                         (Diode Bridge)       (Capacitor Filter)       (IGBT Bridges)

1. The Converter (Rectifier) Stage

Incoming three-phase AC power enters a three-phase full-wave bridge composed of six high-power semiconductor diodes (or Silicon-Controlled Rectifiers, SCRs). The diodes permit current flow in only one direction, rectifying alternating AC voltage into pulsating, raw direct-current (DC) voltage.

  • For a 480VAC RMS utility supply, the theoretical peak rectified DC voltage is: VDC peak=2×VLL RMS≈1.414×480V≈679VDCV_{DC\text{ peak}} = \sqrt{2} \times V_{LL\text{ RMS}} \approx 1.414 \times 480\text{V} \approx 679\text{VDC}

2. The DC Bus / DC Link Stage

The rectified DC voltage contains significant 360 Hz ripple. The DC Link stage conditions this raw voltage using two primary components:

  • Filter Capacitors: Banks of high-voltage electrolytic capacitors store electrical energy and smooth the pulsating voltage into a clean, steady DC bus of approximately 650VDC to 680VDC.
  • DC Link Choke (Inductor): A heavy series inductor smooths current ripple, protects the drive from utility line surges, and attenuates harmonic distortion reflecting back into the building distribution system.

3. The Inverter Stage

The inverter stage transforms the smooth DC bus voltage back into synthesized three-phase alternating current. It utilizes six Insulated Gate Bipolar Transistors (IGBTs) arranged in three half-bridge pairs, with antiparallel freewheeling flyback diodes across each transistor to bypass inductive motor spikes.

  • IGBT Function: The IGBT combines the high input impedance and rapid switching speed of a field-effect transistor (MOSFET) with the high current-carrying capacity of a bipolar junction transistor (BJT).
  • Pulse Width Modulation (PWM): The drive's microprocessor switches the IGBTs on and off thousands of times per second (carrier frequency: 2 kHz to 16 kHz). By continuously varying the duration (width) of positive and negative DC voltage pulses, the drive reconstructs an output current waveform that closely mimics a pure sinusoidal AC wave.

Volts-per-Hertz (V/HzV/Hz) Ratio & Load Characteristics

An induction motor stator core requires a constant magnetic flux (Φ\Phi) to produce rated shaft torque without overheating. Magnetic flux is governed by the ratio of applied stator voltage to frequency:

Φ∝Vf\Phi \propto \frac{V}{f}

Why Voltage Must Vary with Frequency

Inductive reactance is directly proportional to frequency (XL=2πfLX_L = 2\pi fL). If a VFD were to reduce frequency from 60 Hz down to 30 Hz while keeping voltage fixed at 460V, inductive reactance would be cut in half. The motor would draw massive magnetizing current, saturating the stator magnetic iron core, causing extreme thermal runaway, and tripping the drive on instantaneous overcurrent.

To prevent core saturation and maintain constant magnetic flux, the VFD scales voltage in direct linear proportion to frequency, maintaining a constant Volts-per-Hertz (V/HzV/Hz) ratio across the base speed range:

Ratio=460VAC60Hz≈7.67 V/Hz\text{Ratio} = \frac{460\text{VAC}}{60\text{Hz}} \approx 7.67\text{ V/Hz}

  • At 60 Hz, output voltage is 60×7.67=460V60 \times 7.67 = 460\text{V} (100% speed, 100% torque capacity).
  • At 30 Hz, output voltage is 30×7.67=230V30 \times 7.67 = 230\text{V} (50% speed, 100% torque capacity).
  • At 15 Hz, output voltage is 15×7.67=115V15 \times 7.67 = 115\text{V} (25% speed, 100% torque capacity).

Above Base Speed: The Constant Horsepower Region

When operating a motor above 60 Hz (e.g., up to 90 Hz), the inverter cannot supply more voltage than the 480V incoming line utility. Because voltage remains clamped at 460V while frequency continues to rise, the V/HzV/Hz ratio drops. Magnetic flux decreases, causing available shaft torque to decline inversely with frequency (T∝1/fT \propto 1/f). In this operating zone, the motor operates in the Constant Horsepower (Field Weakening) Region.

Constant vs. Variable Torque Loads

  • Constant Torque Loads: Require identical torque regardless of speed (e.g., positive-displacement pumps, screw compressors, bulk material conveyors, hoists). Power increases linearly with operating speed (P∝NP \propto N).
  • Variable Torque Loads: Centrifugal pumps and HVAC fans follow the Affinity Laws, where load torque varies with the square of speed (T∝N2T \propto N^2) and power demand varies with the cube of speed (P∝N3P \propto N^3). Running a fan at 80% speed requires only (0.8)3=0.512(0.8)^3 = 0.512 (51.2%) of rated power, cutting energy consumption nearly in half.

Braking Methods: Dynamic vs. Regenerative

When a mechanical load decelerates rapidly or is driven downward by gravity (e.g., an overhead crane hoist or downhill aggregate conveyor), the motor rotor spins faster than the stator's synchronous field. The motor transitions into an induction generator, pumping electrical energy backward through the inverter freewheeling diodes into the DC link, causing DC bus voltage to spike dangerous levels:

  • Dynamic Braking (DB): A solid-state braking chopper transistor monitors DC bus voltage. When the bus exceeds approximately 750VDC, the chopper switches on, routing excess electrical energy into a heavy external braking resistor bank mounted in a ventilated enclosure, dissipating the regenerated power as heat.
  • Regenerative Braking: Replaces the passive diode converter bridge with an Active Front End (AFE) utilizing bi-directional IGBTs. The drive synchronizes with the AC utility supply and inverts the regenerated DC power back into clean AC current, feeding electricity back into the building power grid.

Installation Concerns: Harmonics & Reflected Wave Phenomena

Modern VFDs introduce unique electrical phenomena that can destroy standard commercial wiring and motors if not properly mitigated.

Reflected Wave Phenomena (Transmission Line Effects)

IGBTs switch in nanoseconds, producing voltage pulses with extremely steep rise times (dv/dt>10,000 V/μsdv/dt > 10,000\text{ V/}\mu\text{s}). When branch-circuit conductors between the VFD and motor exceed approximately 50 to 100 feet, the cable behaves as an electrical transmission line:

  • Impedance Mismatch: The characteristic surge impedance of motor lead conductors (Z0≈80 to 120 ΩZ_0 \approx 80\text{ to } 120\,\Omega) does not match the high internal impedance of the motor stator windings (Zm≈1,000 to 4,000 ΩZ_m \approx 1,000\text{ to } 4,000\,\Omega).
  • Standing Voltage Waves: The steep voltage pulse reflects back from the motor terminals, superimposing on the next incoming PWM pulse. This reflection creates peak terminal voltage spikes reaching 2.02.0 to 2.52.5 times nominal DC bus voltage (exceeding 1,600V peak on a 480V system).
  • Insulation Puncture: Standard NEMA Class B or Class F motor magnet wire insulation is rated for only 1,000V to 1,200V. Repetitive 1,600V spikes cause corona discharge, eroding the dielectric varnish and puncturing the first few turns of the stator phase winding.

Engineered Mitigation Solutions

  1. Inverter-Duty Motors: Manufactured to NEMA MG-1 Part 31 standards, utilizing Class H corona-resistant magnet wire and extra phase paper designed to withstand continuous 1,600V peak spikes with 0.1 μs0.1\,\mu\text{s} rise times.
  2. Load Reactors (3% to 5% impedance): Three-phase inductors installed directly at the VFD output terminals. They slow the voltage rise rate (dv/dtdv/dt) and extend permissible lead length up to 300 feet.
  3. dv/dtdv/dt and Sine Wave Filters: Low-pass LC filters that cap peak voltage spikes to <1000V<1000\text{V} or completely convert PWM square pulses into a smooth sinusoidal wave for cable runs exceeding 1,000 feet.
  4. Input Line Reactors: Three-phase inductors placed ahead of the VFD input to attenuate line harmonic currents (Total Harmonic Distortion, THD), protect rectifier diodes from utility capacitor-switching spikes, and ensure compliance with IEEE 519.

Programmable Logic Controllers (PLCs): Hardware & Scan Cycle

A Programmable Logic Controller (PLC) is an industrial computer engineered to withstand high ambient temperatures, vibration, humidity, and electromagnetic interference (EMI) while controlling machinery through software logic.

Hardware Architecture

  1. Power Supply: Converts 120VAC or 240VAC facility power into regulated low-voltage DC (typically +5VDC, +24VDC) for internal processor electronics and backplane bus communications.
  2. Central Processing Unit (CPU): Contains the microprocessor, non-volatile operating system firmware, user program memory, and communications ports.
  3. Discrete Input/Output (I/O) Modules: Process binary ON/OFF signals. Discrete inputs connect to pushbuttons, limit switches, and float switches; discrete outputs switch pilot lights, solenoids, and magnetic starter coils.
  4. Analog Input/Output (I/O) Modules: Convert proportional, continuous industrial signals into digital values (e.g., 4–20 mA current loops or 0–10VDC signals from pressure, flow, and temperature transmitters).

The Four-Step PLC Scan Cycle

A PLC executes its operating program in a continuous, cyclic four-step loop that repeats every 1 to 20 milliseconds:

+---> [ 1. INPUT SCAN ] -------------> Reads physical inputs into Input Image Table
|     [ 2. PROGRAM EXECUTION ] ------> Evaluates ladder logic rungs top-to-bottom
|     [ 3. OUTPUT SCAN ] ------------> Writes Output Image Table to physical field devices
+---- [ 4. HOUSEKEEPING / COMMS ] ---> Performs internal diagnostics and network updates
  1. Input Scan: The CPU scans the physical input terminals on all I/O racks and copies their electrical states into a dedicated memory structure called the Input Image Table (storing a 1 for energized/high and a 0 for de-energized/low).
  2. Program Logic Execution: The processor executes user ladder logic instructions rung-by-rung, sequentially from top to bottom, left to right. It evaluates conditions based strictly on data stored in internal image memory tables, writing results to the Output Image Table.
  3. Output Scan: Upon evaluating the final program rung, the CPU transfers the computed states from the Output Image Table to the physical output module transistors or relays, energizing or de-energizing real-world field actuators.
  4. Housekeeping & Diagnostics: The processor executes internal memory integrity checks, bus timing verifications, and services communications with HMIs, programming terminals, and SCADA networks before restarting the cycle at Step 1.

Sinking (NPN) vs. Sourcing (PNP) Field Wiring

In 24VDC discrete control systems, electricians must correctly match the direct-current flow direction between field sensors and PLC I/O modules:

  • Sourcing Device / Module (PNP): Provides positive electrical potential (+24VDC+24\text{VDC}). Conventional current flows out of a sourcing device into the connected load or input channel.
  • Sinking Device / Module (NPN): Provides a path to the negative return rail (0VDC0\text{VDC} / DC Common). Conventional current flows into a sinking terminal from the external device down to ground.

Note

The Polarity Rule: A Sinking input module requires a Sourcing (PNP) field sensor. A Sourcing input module requires a Sinking (NPN) field sensor. Mismatching sensor and module polarities creates an open circuit; the PLC input status LED will never illuminate.


Translating Hardwired Logic to PLC Instructions

PLCs represent program logic using software instructions modeled after relay ladder schematics:

Instruction NameGraphic SymbolSoftware Logic Function
Examine If Closed (XIC)-[ ]-Evaluates TRUE (1) if the addressed memory bit is ON (1/Closed); FALSE if bit is 0
Examine If Open (XIO)-[/]-Evaluates TRUE (1) if the addressed memory bit is OFF (0/Open); FALSE if bit is 1
Output Energize (OTE)-( )-If preceding rung logic evaluates to TRUE, sets the addressed output bit to 1 (ON)

The Critical Fail-Safe Stop Pushbutton Trap

A frequent error committed by junior electricians involves programming field Stop pushbuttons in PLC ladder logic:

  1. Physical Field Device: Per industrial safety standards, an emergency or operational Stop pushbutton is always wired using its Normally Closed (NC) hardware contact to ensure a broken wire stops the process (fail-safe).
  2. Input Image Status: When the physical NC Stop button is resting untouched, it conducts continuous +24VDC into the PLC input module. Consequently, the processor writes a 1 (ON) into that input's bit address in the Input Image Table.
  3. Software Programming: To make the software rung true during normal operation, the programmer must use an Examine If Closed (XIC) instruction (-[ ]-) addressed to that input bit! Because the image bit contains a 1, the XIC instruction evaluates as TRUE, allowing power flow to the starter coil instruction.
  4. The Hazard: If the programmer mistakenly uses an Examine If Open (XIO) instruction (-[/]-), the instruction will evaluate as FALSE when the button is untouched, and the machine will refuse to run until someone physically presses and holds the Stop button.
Loading diagram...
VFD Internal Power Stages & PLC Operating Scan Cycle
Test Your Knowledge

A 4-pole, three-phase squirrel-cage induction motor is fed by a Variable Frequency Drive (VFD). If the drive's output frequency is modulated to 45 Hz, what is the synchronous speed of the stator rotating magnetic field?

A

900 RPM

B

1200 RPM

C

1350 RPM

D

1800 RPM

Test Your Knowledge

What physical mechanism causes reflected wave phenomena on long branch-circuit conductor runs between a VFD and an AC induction motor, and what severe operational defect does it produce?

A

Excessive cable resistance causes high capacitive charging currents, which overheat the grounding conductor and trip upstream branch-circuit ground-fault detectors

B

Low inverter switching frequency induces massive core hysteresis in the motor stator, resulting in premature mechanical bearing failure due to electrical fluting

C

High-magnitude direct current leakage from the DC bus saturates the motor windings, causing permanent demagnetization of the rotor squirrel-cage bars

D

Steep IGBT voltage rise rates (high dv/dt) combined with an impedance mismatch between the cable and motor stator windings reflect voltage pulses, creating peak terminal spikes up to 2.5 times the DC bus voltage that destroy motor winding insulation

Test Your Knowledge

Which sequence accurately describes the repetitive four-step operating scan cycle executed by a Programmable Logic Controller (PLC)?

A
  1. Input Scan, 2) Program Logic Execution, 3) Output Scan, 4) Housekeeping & Internal Diagnostics
B
  1. Program Logic Execution, 2) Power Supply Regulation, 3) Capacitor Discharge, 4) Manual Reset
C
  1. Output Scan, 2) Housekeeping & Diagnostics, 3) Transistor Gate Firing, 4) Input Scan
D
  1. Analog Sensor Calibration, 2) Input Scan, 3) Program Logic Execution, 4) Power Interruption
Test Your Knowledge

When a physical Normally Closed (NC) fail-safe Stop pushbutton is wired to a discrete DC input terminal of a Programmable Logic Controller (PLC), which ladder logic instruction must be programmed in the CPU to achieve standard run/stop operation?

A

An Output Energize (OTE) instruction, because the stop input directly commands the main motor starter coil

B

An Examine If Closed (XIC) instruction, because the unpressed physical NC contact delivers continuous 24VDC to the input module, setting the memory bit to 1 (True)

C

An Examine If Open (XIO) instruction, because the physical contact is normally closed and software must always invert the hardware state

D

A Timer On-Delay (TON) instruction, because safety standards mandate a 5-second delay before stopping any motor

Sections you finish are checked off in the contents.