11.4 I-V Curve Tracing and Performance Analysis

I-V Curve Tracing and Performance Analysis

While basic commissioning tests verify open-circuit voltage ($V_{oc}$) and short-circuit current ($I_{sc}$), these two isolated measurements capture only the extreme end-points of a solar array's operating capability. A photovoltaic string can exhibit completely normal $V_{oc}$ and $I_{sc}$ while simultaneously suffering from severe internal defects—such as high series resistance from a failing crimp, severe cell micro-cracks, or potential-induced degradation (PID)—that drastically reduce its actual power production under load. I-V curve tracing is the premier diagnostic and acceptance testing methodology in the solar industry, providing a complete graphical and quantitative signature of a photovoltaic module or series string across its entire operating range.

---

1. Principles of I-V Curve Tracing

An I-V curve is a continuous plot of electrical current ($I$, in amperes) versus electrical voltage ($V$, in volts) produced by a photovoltaic device under prevailing sunlight:

• Short-Circuit Point $(0, I_{sc})$: At zero volts, the curve originates on the vertical axis at the short-circuit current ($I_{sc}$).
• Open-Circuit Point $(V_{oc}, 0)$: At zero amperes, the curve terminates on the horizontal axis at the open-circuit voltage ($V_{oc}$).
• Maximum Power Point ($P_{mp}$): Along the curve, the product of current and voltage represents instantaneous power ($P = V \times I$). The point where this product reaches its mathematical maximum is the Maximum Power Point ($P_{mp} = V_{mp} \times I_{mp}$), visually located at the "knee" of the curve.

How an I-V Curve Tracer Operates

An I-V curve tracer connects directly to the isolated positive and negative terminals of a PV string. Internally, the instrument contains a high-speed variable electronic load—typically a programmable capacitive load or bipolar power transistor array. Over a span of 20 to 100 milliseconds, the tracer rapidly sweeps its internal impedance from a dead short ($R = 0$, capturing $I_{sc}$) to an open circuit ($R = \infty$, capturing $V_{oc}$). During this rapid sweep, high-speed analog-to-digital converters sample and log between 100 and 1,000 discrete current-voltage pairs, generating the complete, high-resolution operating curve.

---

2. Sensor Equipment and Mathematical Translation to STC (IEC 60891)

An I-V curve captured in the field reflects only the prevailing sunlight and temperature at the exact moment of the sweep. To compare field performance against manufacturer module warranties and engineering design expectations, the raw field curve must be mathematically translated to Standard Test Conditions (STC: $1000\text{ W/m}^2$, $25^\circ\text{C}$ cell temperature, AM 1.5 spectrum).

Essential Sensor Equipment

Accurate mathematical translation requires two synchronized environmental sensors connected directly to the curve tracer via wireless telemetry or umbilical cables:

1. Plane-of-Array (POA) Irradiance Sensor: The sensor must be mounted strictly coplanar with the solar modules. A calibrated crystalline silicon reference cell is universally preferred over thermopile pyranometers for curve tracing because the reference cell features the identical semiconductor spectral response and thermal response time as the modules being tested, eliminating spectral mismatch errors.
2. Cell Temperature Sensor: A precision thermocouple or RTD sensor must be adhered firmly to the center backsheet of a representative central module in the string, insulated from ambient wind cooling.

Minimum Irradiance Thresholds

Under IEC 62446-1, I-V curves are traced in stable sunlight; translation to STC is generally done only above about $400\text{ W/m}^2$, and many specifications ask for $700\text{ W/m}^2$ or more because translation accuracy and fault visibility improve at higher irradiance.

Translation Algorithms per IEC 60891

Curve tracing software applies standardized mathematical translation algorithms defined in IEC 60891 (Procedures for temperature and irradiance corrections to measured I-V characteristics). The translation algorithms adjust each individual data point $(I_1, V_1)$ measured at field irradiance $G_1$ and temperature $T_1$ to the corresponding STC point $(I_2, V_2)$ at $G_2 = 1000\text{ W/m}^2$ and $T_2 = 25^\circ\text{C}$:

$I_2 = I_1 + I_{sc1} \times \left(\frac{G_2}{G_1} - 1\right) + \alpha_{Isc} \times (T_2 - T_1)$

$V_2 = V_1 - R_s \times (I_2 - I_1) - \kappa \times I_2 \times (T_2 - T_1) + \beta_{Voc} \times (T_2 - T_1)$

Where:

• $\alpha_{Isc}$ and $\beta_{Voc}$ are the module temperature coefficients of current and voltage.
• $R_s$ is the internal series resistance of the string.
• $\kappa$ is the curve correction factor (in ohms per degree), and in this IEC 60891 Procedure 1 form $\alpha_{Isc}$ and $\beta_{Voc}$ are absolute coefficients (amperes and volts per degree).

---

3. Key Quantitative Figures of Merit

Once translated to STC, curve tracing software computes critical performance metrics that establish acceptance:

Fill Factor ($FF$)

The Fill Factor is the fundamental geometric measure of the "squareness" of the I-V curve, representing the ratio of maximum harvestable power to the theoretical rectangular power product of $V_{oc}$ and $I_{sc}$:

$FF = \frac{P_{mp}}{V_{oc} \times I_{sc}} = \frac{V_{mp} \times I_{mp}}{V_{oc} \times I_{sc}}$

• Benchmark Range: For modern high-efficiency monocrystalline silicon modules, the Fill Factor typically ranges between $0.75$ and $0.82$ ($75\% \text{ to } 82\%$).
• Diagnostic Significance: A depressed Fill Factor ($FF < 0.70$) indicates substantial parasitic internal resistance losses—either excessive series resistance ($R_s$) softening the vertical curve knee or low shunt resistance ($R_{sh}$) increasing current leakage across the cell junctions.

Performance Factor ($PF$)

The Performance Factor evaluates actual STC-translated maximum power ($P_{max\_measured\_STC}$) against the manufacturer's published nameplate power rating ($P_{max\_nameplate\_STC}$):

$PF = \frac{P_{max\_measured\_STC}}{P_{max\_nameplate\_STC}} \times 100\%$

• Acceptance Threshold: On newly commissioned commercial arrays, the acceptable Performance Factor benchmark is typically $PF \ge 90\% - 95\%$, taking into account module manufacturing nameplate tolerance (typically $\pm 3\%$) and initial light-induced degradation (LID, typically $1\% - 2\%$ in early exposure).

---

4. Curve Shape Deviation Diagnostics

The true power of I-V curve tracing lies in its ability to pinpoint hidden physical defects through characteristic geometric deviations from the ideal curve shape:

Ideal vs Degraded I-V Curve Shapes:

  Current (I)
   ^
Isc|===================\           <-- Ideal Curve
   |                    \ 
   |---------------------\         <-- Uniform Soiling / Low Irradiance
   |======\                \ 
   |       \======\         \      <-- Step / Notch: Shading / Bypass Diode
   |\              \         \ 
   | \ (Low Rsh)    \         \ 
   |  \              \ (High Rs) \
   +-------------------------------------> Voltage (V)
                                Voc

1. Step or Notch in the Curve

• Visual Shape: The curve displays a distinct horizontal shelf, step, or "notch" along its profile rather than a smooth, continuous convex arc.
• Root Cause: A step indicates that one or more internal bypass diodes have become forward-biased and are actively conducting, bypassing a cell group. This is caused by non-uniform illumination—such as localized partial shading from a rooftop vent pipe, parapet wall, or overhead cable—or severe localized soiling (bird droppings), or a cracked, inactive solar cell. When current through shaded cells drops, the bypass diode turns on to pass the higher string current around the affected substring.

2. Decreased Slope Near $I_{sc}$ (Tilted Horizontal Plateau)

• Visual Shape: The normally horizontal upper region of the curve tilts downward more steeply as voltage increases from zero toward the knee.
• Root Cause: This indicates low shunt resistance ($R_{sh}$). Shunt resistance represents internal parallel leakage paths across the silicon P-N junction. Low $R_{sh}$ is caused by localized manufacturing defects, cell micro-cracks from improper handling, edge short-circuits, or advanced Potential-Induced Degradation (PID).

3. Increased Slope Near $V_{oc}$ (Flattened Vertical Drop)

• Visual Shape: The steep vertical section of the curve between the knee and $V_{oc}$ exhibits a much flatter, more gradual slope, "rounding off" the sharp knee of the curve.
• Root Cause: This indicates excessive series resistance ($R_s$). Series resistance represents the total internal resistance of the electrical pathway. Elevated $R_s$ is caused by poorly crimped MC4 connectors, corroded terminal lugs, loose terminal block screws, undersized string homerun wiring, or cracked internal module bus ribbons.

4. Uniform Downward Vertical Shift (Lower Current)

• Visual Shape: The entire curve maintains its normal shape, proportions, and $V_{oc}$, but current ($I_{sc}$ and $I_{mp}$) is uniformly depressed across all voltages.
• Root Cause: Uniform reduction in light transmission, caused by uniform soiling (dust, pollen, industrial fallout), module mismatch, or an incorrectly calibrated or non-coplanar irradiance reference sensor.

5. Uniform Leftward Horizontal Shift (Lower Voltage)

• Visual Shape: The entire curve maintains its normal shape and current, but open-circuit voltage ($V_{oc}$) and $V_{mp}$ are shifted significantly to the left.
• Root Cause: Excessive array operating temperature, or missing/disconnected modules in the series string (such as an installer accidentally plugging 9 modules into a string designed for 10).

---

System Startup and Performance Verification

Curve tracing checks individual strings; commissioning also verifies the whole system.

Startup Procedure and Programming

• Follow the manufacturer's startup sequence: confirm dc polarity and voltage, close the dc disconnects, close the ac disconnects, and let the inverter complete its self-tests and reconnection delay.
• Program the electronics: set the utility grid profile (the IEEE 1547 / UL 1741 SB settings the utility requires), update firmware, connect and verify monitoring, and set charge-controller or battery parameters (absorption and float voltages, temperature compensation, low-voltage disconnect) to the battery manufacturer's values.
• Verify functional items such as rapid shutdown initiation, anti-islanding (the inverter ceases to energize within 2 seconds when ac is removed), and backup transfer on systems with storage.

Expected Versus Measured Power

Compare measured ac power with an expectation calculated from simultaneous plane-of-array irradiance and cell temperature:

$P_{\text{expected}} = P_{\text{STC}} \times \frac{G_{\text{POA}}}{1000} \times \left[1 + \gamma \times (T_{\text{cell}} - 25)\right] \times \eta_{\text{inv}} \times \eta_{\text{BOS}}$

Example: A 10 kW array at $900\text{ W/m}^2$ and $T_{\text{cell}} = 50^\circ\text{C}$, with $\gamma = -0.35\%/^\circ\text{C}$, inverter efficiency 0.97, and other losses 0.95, gives $10 \times 0.90 \times (1 - 0.0875) \times 0.97 \times 0.95 = 7.57\text{ kW}$. A measured 7.4 kW is within 3% of expectation; 6.5 kW would call for investigation.

Capacity and Performance Ratio Tests

• ASTM E2848 (Standard Test Method for Reporting Photovoltaic Non-Concentrator System Performance) defines a regression-based capacity test: measured ac power is regressed against irradiance, ambient temperature, and wind speed over a test period, reported at defined reporting conditions, and compared with the modeled or contracted capacity.
• Performance ratio (IEC 61724-1) compares actual energy yield with the reference yield over days or weeks and becomes the baseline for O&M monitoring.
• Record the results, test conditions, and instrument calibration data in the commissioning report.

---

5. I-V Curve Deviation Diagnostic Matrix

The following matrix provides the definitive troubleshooting reference for interpreting field curve anomalies: