4.4 Digital Logic Gates, Flip-Flops, ADC/DAC & Nyquist Sampling

Digital Logic Gates, Flip-Flops, ADC/DAC & Nyquist Sampling

Modern healthcare devices—from bedside patient monitors and automated external defibrillators (AEDs) to robotic surgical controllers—are embedded digital computing platforms. Continuous analog physiological phenomena (blood pressure, biopotentials, gas concentrations) must be precisely digitized, processed by microcontrollers or digital signal processors (DSPs), and converted back to analog therapeutic control voltages. The Certified Biomedical Equipment Technician (CBET) must understand the mathematics of binary systems, the mechanics of combinational and sequential logic, bus communications, and the fundamental rules of analog-to-digital conversion.

---

1. Number Systems, Binary Representation & Boolean Algebra

+-----------------------------------------------------------------------------+
|                        NUMBER SYSTEM CONVERSION MATRIX                      |
|                                                                             |
|   Decimal (Base-10):  0   1   2   3   4   5   6   7   8   9  10  11  12 ... |
|   Binary  (Base-2): 0000 0001 0010 0011 0100 0101 0110 0111 1000 1001 1010 ... |
|   Hex     (Base-16):  0   1   2   3   4   5   6   7   8   9   A   B   C ... |
|                                                                             |
|   Example: Decimal 214 = Binary 11010110_2 = Hex 0xD6                       |
|            Nibble High: 1101_2 = 13_10 = 'D'                                |
|            Nibble Low:  0110_2 =  6_10 = '6'                                |
+-----------------------------------------------------------------------------+

Number Systems in Biomedical Computing:

1. Binary (Base-2): Digits 0 and 1. Each position represents a power of $2$ ($2^0=1, 2^1=2, 2^2=4, 2^3=8, 2^4=16, 2^5=32, 2^6=64, 2^7=128$). One byte = $8\text{ bits}$ ($0\text{ to }255$ decimal unsigned).
2. Hexadecimal (Base-16): Digits 0–9 and letters A–F ($A=10, B=11, C=12, D=13, E=14, F=15$). Used to express memory addresses, CAN bus identifiers, and raw register dumps concisely (e.g., $1111,1111_2 = \text{0xFF} = 255_{10}$).
3. Two's Complement Representation: The universal method for encoding signed integers in medical microprocessors. To negate a binary number: invert all bits (One's complement) and add $1$.
   • Example for $+5$ ($0000,0101_2$): Invert bits $\to 1111,1010_2$; add $1 \to 1111,1011_2 = -5$.

Boolean Algebra Fundamentals & De Morgan's Theorems:

Boolean algebra defines mathematical operations on binary truth values ($1 = \text{TRUE / HIGH}, 0 = \text{FALSE / LOW}$):

• Identity Laws: $A \cdot 1 = A, \quad A + 0 = A$
• Null / Dominance Laws: $A \cdot 0 = 0, \quad A + 1 = 1$
• Idempotent Laws: $A \cdot A = A, \quad A + A = A$
• Complement Laws: $A \cdot \overline{A} = 0, \quad A + \overline{A} = 1$
• Involution Law: $\overline{\overline{A}} = A$
• Distributive Law: $A \cdot (B + C) = (A \cdot B) + (A \cdot C)$

$\text{De Morgan's First Theorem: } \overline{A \cdot B} = \overline{A} + \overline{B}$ $\text{De Morgan's Second Theorem: } \overline{A + B} = \overline{A} \cdot \overline{B}$

Rule of thumb: "Break the bar, change the operator" (AND becomes OR, OR becomes AND).

---

2. Combinational Logic Gates & Logic Families

Combinational logic circuits produce outputs that depend purely on the instantaneous state of their inputs.

+-----------------------------------------------------------------------------+
|                        FUNDAMENTAL LOGIC GATES & TRUTH TABLES               |
|                                                                             |
|   [AND GATE]        [OR GATE]         [NAND GATE]       [NOR GATE]          |
|    A ---\            A ---\            A ---\ o          A ---\ o           |
|          )--- Y            >--- Y            )--- Y            >--- Y       |
|    B ---/            B ---/            B ---/            B ---/             |
|    Y = A * B         Y = A + B         Y = ~(A * B)      Y = ~(A + B)       |
|                                                                             |
|   [XOR GATE]        [XNOR GATE]       [NOT INVERTER]    [BUFFER]            |
|    A --))\           A --))\ o                                              |
|           )--- Y            )--- Y     A ----|>o--- Y    A ----|>---- Y     |
|    B --))/           B --))/                                                |
|    Y = A (+) B       Y = ~(A (+) B)    Y = ~A            Y = A              |
+-----------------------------------------------------------------------------+

Comprehensive Logic Gate Truth Table Reference:

Universal Gates:

NAND and NOR gates are classified as universal gates because any Boolean function (AND, OR, NOT, XOR) can be constructed entirely from combinations of NAND gates alone or NOR gates alone.

Logic Voltage Families Comparison:

[!CAUTION] CMOS Electrostatic Discharge (ESD) Sensitivity: CMOS logic ICs possess ultra-thin silicon dioxide ($SiO_2$) gate dielectric layers ($<5\text{ nm}$ thick). An electrostatic discharge of merely $100\text{ V}$—imperceptible to human touch—will punch through the gate oxide, causing permanent gate leakage or latch-up failure. BMETs must strictly wear grounded ESD wrist straps ($1.0\text{ M}\Omega$ series safety resistor) and use antistatic mats when servicing internal medical processor boards.

---

3. Sequential Logic: Flip-Flops, Registers & Counters

Unlike combinational circuits, sequential logic circuits contain internal memory. Output states depend on both current inputs and past states, governed by a clock synchronization pulse.

+-----------------------------------------------------------------------------+
|                        SEQUENTIAL LOGIC BUILDING BLOCKS                     |
|                                                                             |
|   [D FLIP-FLOP (DATA LATCH)]             [JK FLIP-FLOP (UNIVERSAL)]         |
|         +-------------+                        +-------------+              |
|   D --->| D         Q |---> Q            J --->| J         Q |---> Q        |
|         |             |                        |             |              |
|   CLK ->|>          _ |                  CLK ->|>          _ |              |
|         |          \Q |---> ~Q           K --->| K         \Q |---> ~Q      |
|         +-------------+                        +-------------+              |
|   Q_next = D (on clock edge)             J=0,K=0: Hold  | J=1,K=0: Set (Q=1)|
|                                          J=0,K=1: Reset | J=1,K=1: Toggle   |
|                                                                             |
|   [T FLIP-FLOP (DIVIDE-BY-2 COUNTER)]                                       |
|   T=1: Output toggles on every rising clock edge (f_out = f_clk / 2).       |
+-----------------------------------------------------------------------------+

Sequential Logic Applications in Medical Instrumentation:

• D Flip-Flop (Data Register): Captures and holds digital multi-bit samples from ADC output buses before microcontrollers read them via parallel DMA.
• T Flip-Flop (Frequency Dividers): Cascaded T flip-flops form ripple binary counters used in defibrillator pacing pulse timers, syringe pump optical encoder revolution counters, and clock prescalers.
• Shift Registers (e.g., 74HC595): Convert serial data streams into parallel outputs to drive multi-segment LED numerical displays and relay banks in autoclaves.

---

4. Digital Bus Architectures: I2C, SPI & UART

Medical printed circuit boards integrate multiple peripheral chips (temperature sensors, EEPROMs, real-time clocks, DACs) using standard digital communication buses.

+-----------------------------------------------------------------------------+
|                     CLINICAL EMBEDDED SERIAL BUS ARCHITECTURES              |
|                                                                             |
|   [I2C BUS: 2-Wire Multi-Drop]           [SPI BUS: 4-Wire High-Speed]       |
|   Master CPU   SDA (Serial Data)         Master CPU   MOSI (Master Out Slave)|
|      o----------+----------+                o----------+---------+          |
|      |          |          |                |  MISO <--+<--------+ (Data In)|
|      |  SCL (Serial Clock) |                |  SCLK ---+---------> (Clock)  |
|      o----------+----------+                |  CS1# ---o [Slave 1: ADC]     |
|                 |          |                |  CS2# ------------o [Slave 2] |
|             [Slave 1]  [Slave 2]            +-------------------------------+|
|             (Temp IC)  (EEPROM)             Speed: Fast (10 - 50+ MHz)      |
|   Speed: 100 kHz - 3.4 MHz                  Topology: Point-to-multipoint   |
+-----------------------------------------------------------------------------+

Bus Comparisons:

1. $I^2C$ (Inter-Integrated Circuit): 2-wire half-duplex bus (SDA: Serial Data line, SCL: Serial Clock line). Uses open-drain lines pulled high by external resistors ($2.2\text{ k}\Omega\text{ to }4.7\text{ k}\Omega$). Devices are addressed via 7-bit software addresses. Speeds: Standard ($100\text{ kbps}$), Fast ($400\text{ kbps}$), High-Speed ($3.4\text{ Mbps}$). Used for reading battery gas gauges, board temperature sensors, and calibration EEPROMs.
2. SPI (Serial Peripheral Interface): 4-wire full-duplex synchronous bus (MOSI: Master Out Slave In, MISO: Master In Slave Out, SCLK: Serial Clock, CS#/SS#: Chip Select). High speed ($10\text{ to }>50\text{ Mbps}$). Used for high-resolution medical ADCs, flash memory, and LCD graphical displays.
3. UART (Universal Asynchronous Receiver-Transmitter): Asynchronous point-to-point serial communication using two lines (TX: Transmit, RX: Receive) with defined baud rates (e.g., $9600, 115200\text{ baud}$), start bits, stop bits, and parity bits. Used in RS-232 patient monitor clinical data export ports.

---

5. Analog-to-Digital Converters (ADC) in Medical Instrumentation

An ADC samples a continuous physical analog voltage and converts it into a discrete binary number.

+-----------------------------------------------------------------------------+
|                        ADC ARCHITECTURES COMPARISON                         |
|                                                                             |
|   [1. FLASH ADC]              [2. SAR ADC]            [3. SIGMA-DELTA ADC]  |
|   - 2^n - 1 comparators       - Binary search DAC     - Oversampling & DSP  |
|   - Ultra-fast (<10 ns)       - Medium speed (1 MSPS) - High res (24-bit)   |
|   - Low resolution (6-8 bit)  - 12 to 18-bit res      - Diagnostic ECG/EEG  |
|   - Ultrasound beamformers    - Multi-parameter mon.  - Audio/biosignals    |
+-----------------------------------------------------------------------------+

ADC Specifications & Formulas:

1. Quantization Levels ($N$): For an $n$-bit ADC, the total number of discrete output binary states is: $N = 2^n$
2. Resolution / Least Significant Bit ($V_{\text{LSB}}$ or Step Size): The smallest analog voltage change detectable by the converter: $V_{\text{LSB}} = \frac{V_{\text{ref}}}{2^n}$
3. Quantization Error ($e_q$): The inherent rounding error resulting from digitizing a continuous signal. The maximum quantization uncertainty is: $\text{Max Error} = \pm 0.5 \cdot V_{\text{LSB}} = \pm \frac{V_{\text{ref}}}{2^{n+1}}$
4. Theoretical Signal-to-Quantization-Noise Ratio (SQNR): $\text{SQNR}_{\text{dB}} = 6.02 \cdot n + 1.76\text{ dB}$
   • An 8-bit ADC achieves: $6.02(8) + 1.76 = 49.92\text{ dB}$
   • A 16-bit ADC achieves: $6.02(16) + 1.76 = 98.08\text{ dB}$
   • A 24-bit ADC achieves: $6.02(24) + 1.76 = 146.24\text{ dB}$

---

6. The Nyquist-Shannon Sampling Theorem & Aliasing

+-----------------------------------------------------------------------------+
|                    NYQUIST SAMPLING & ALIASING ARTIFACT                     |
|                                                                             |
|   [ADEQUATE SAMPLING: fs >= 2 * fmax]                                       |
|   Analog Sine Wave:    ~~~~\~~~~/~~~~\~~~~/~~~~                             |
|   Sample Points (fs):  *   *   *   *   *   *   *   * (Accurate waveform)    |
|                                                                             |
|   [UNDER-SAMPLING: fs < 2 * fmax ---> ALIASING DISTORTION]                  |
|   High Freq Wave:      /\/\/\/\/\/\/\/\/\/\/\/\/\/\/                        |
|   Sample Points (fs):  *       *       *       *   (Creates FALSE low-freq) |
|   Apparent Waveform:   ~~~---\\_______//---~~~      (Lethal misdiagnosis!)   |
+-----------------------------------------------------------------------------+

The Nyquist Theorem Formulation:

To completely and accurately reconstruct a continuous analog bandlimited signal without aliasing distortion, the sampling frequency ($f_s$) must be at least twice the highest frequency component ($f_{\max}$) present in the input signal:

$f_s \ge 2 \cdot f_{\max}$

$\text{Nyquist Frequency (Folding Frequency): } f_N = \frac{f_s}{2}$

Aliasing Phenomenon in Medical Monitoring:

If an analog signal contains frequency components higher than the Nyquist limit ($f_{\text{signal}} > f_s / 2$), those high frequencies fold back into the lower frequency spectrum, appearing as false low-frequency phantom waves (aliases). In clinical practice, if $60\text{ Hz}$ powerline interference or a $100\text{ Hz}$ pacemaker spike is sampled at only $80\text{ Hz}$, it aliases into a false $20\text{ Hz}$ wave that mimics ventricular tachycardia or flutter.

The Role of Analog Anti-Aliasing Pre-Filters:

To enforce the Nyquist criterion, medical digitizers place an analog low-pass anti-aliasing filter directly before the ADC input to sharply attenuate all frequencies exceeding $f_s / 2$ before conversion occurs.

---

7. Digital-to-Analog Converters (DAC) & Medical DSP

Digital-to-Analog Converters (DACs) convert processed binary words back into continuous analog voltages to drive patient simulator test waveforms, speaker alarms, syringe pump motor speeds, and Defibrillator charge controllers.

• R-2R Resistor Ladder DAC: Requires only two precision resistor values ($R$ and $2R$). Highly stable and immune to component drift.
• Microcontroller Watchdog Timers (WDT): Safety-critical hardware counter that automatically resets the medical processor if firmware freezes or enters an infinite loop, ensuring patient life-support devices fail-safe within milliseconds.