4.1 Photovoltaic Cell Physics and Module Manufacturing Technologies

4.1 Photovoltaic Cell Physics and Module Manufacturing Technologies

Quick Summary: Photovoltaic cells convert light directly into electrical energy through the photovoltaic effect. When photons striking a semiconductor have energy equal to or exceeding its bandgap (approximately 1.12 eV for crystalline silicon), they excite electrons from the valence band to the conduction band, generating electron-hole pairs. The built-in electrostatic field of a p-n junction separates these charge carriers, creating a potential difference that drives direct current (DC) through an external circuit.

Understanding the physical principles governing solar cell operation and the manufacturing technologies used to produce commercial photovoltaic modules is foundational for any solar professional. This section explores how atomic structure, material selection, advanced cell architectures, and module-level engineering determine efficiency, durability, and field performance.

---

The Photovoltaic Effect and Semiconductor Physics

The photovoltaic (PV) effect is a quantum physical process wherein light energy (photons) is converted directly into electrical energy (voltage and current) within a semiconductor material. First observed experimentally by Edmond Becquerel in 1839 and explained theoretically by Albert Einstein in 1905 through the photoelectric effect, the process relies on the unique electronic structure of semiconductors.

Atomic Structure and the Silicon Crystal Lattice

Silicon (Si, atomic number 14) is a Group IV element possessing four electrons in its outermost valence shell. In an intrinsic (pure) crystalline silicon lattice, each silicon atom shares its four valence electrons with four adjacent neighbors through strong covalent bonds, forming a stable diamond cubic crystalline lattice.

    |                   |
-- Si --: :-- Si --: :-- Si --
    |     : :   |    : :  |
    |     : :   |    : :  |
-- Si --: :-- Si --: :-- Si --  <-- Covalent bonds sharing valence electrons
    |     : :   |    : :  |
    |                   |

At absolute zero (0 Kelvin), all valence electrons are locked rigidly within these bonds. The material has no free charge carriers and acts as a perfect electrical insulator. As thermal energy increases to room temperature, a minute fraction of bonds break from ambient heat, but pure silicon remains a very poor electrical conductor.

Energy Bands and the Semiconductor Bandgap

In solid-state physics, electron energy levels merge into continuous bands:

1. Valence Band: The lower energy band occupied by valence electrons bound within covalent atomic bonds.
2. Conduction Band: The higher energy band where electrons are free to move throughout the crystal lattice and conduct electricity.
3. Forbidden Bandgap ($E_g$): The energetic gap between the valence band and the conduction band where no stable electron states can exist.

For crystalline silicon at standard operating temperature (300 K or 25°C), the bandgap energy is approximately 1.12 electron-volts (eV).

Photon Absorption and Charge Carrier Generation

Light consists of discrete energy packets called photons. The energy ($E$) of a single photon is inversely proportional to its wavelength ($\lambda$) and governed by Planck's equation:

$E = h \cdot \nu = \frac{h \cdot c}{\\lambda}$

Where $h$ is Planck's constant, $\nu$ is photon frequency, and $c$ is the speed of light.

When sunlight strikes a silicon solar cell, three distinct photon interactions occur:

• Sub-Bandgap Photons ($E < E_g$, $\lambda > 1,110\text{ nm}$): Infrared photons lack sufficient quantum energy to break a covalent bond. They pass through the silicon wafer unabsorbed or convert to unwanted thermal heat (lattice vibrations or phonons).
• Exact-Bandgap Photons ($E \approx E_g$): Photons with energy matching the bandgap are absorbed, lifting an electron into the conduction band and leaving behind a vacant state called a hole. This event generates an electron-hole pair (EHP).
• Super-Bandgap Photons ($E > E_g$, $\lambda < 1,110\text{ nm}$): Visible and ultraviolet photons carry energy well above 1.12 eV. They successfully create an electron-hole pair, but all excess energy ($E - E_g$) is instantly dissipated as waste heat through thermalization. Thermalization represents the single largest fundamental efficiency loss mechanism in single-junction silicon solar cells (accounting for roughly 33% of incident solar energy loss).

---

Semiconductor Doping and the P-N Junction

Generating free electrons and holes is insufficient to produce electric power; without an internal directional force, photogenerated carriers quickly collide, lose energy, and recombine (the electron drops back into a hole), releasing heat rather than electricity. To extract current, an internal electric field must be created using a process called doping.

N-Type and P-Type Doping

Doping involves deliberately introducing trace impurities (dopant atoms) into the ultra-pure silicon crystal lattice to alter its electrical properties:

    P-Type (Boron Doped)                   N-Type (Phosphorus Doped)

         |                                      |
   -- Si - B - Si --                      -- Si - P - Si --
         |   o <-- Hole (Acceptor)              |   ● <-- Free Electron (Donor)
   -- Si - Si - Si --                     -- Si - Si - Si --
         |

• P-Type Silicon (Group III Dopant): Boron (B, 3 valence electrons) or Gallium (Ga) is diffused into the silicon. Because boron has only three valence electrons to share with four surrounding silicon atoms, one covalent bond remains unfilled. This missing electron behaves as a mobile positive charge carrier called a hole. Because boron accepts electrons from neighboring atoms, it is an acceptor impurity. In p-type silicon, holes are majority carriers and electrons are minority carriers.
• N-Type Silicon (Group V Dopant): Phosphorus (P, 5 valence electrons) or Arsenic (As) is diffused into the silicon. Four of phosphorus's electrons form covalent bonds with adjacent silicon atoms, leaving the fifth electron unbonded and thermally excited into the conduction band at room temperature. Because phosphorus donates a conduction electron, it is a donor impurity. In n-type silicon, electrons are majority carriers and holes are minority carriers.

Formation of the P-N Junction and Depletion Region

When a p-type semiconductor and an n-type semiconductor meet within a single silicon wafer, a p-n junction forms. The physics of this junction enables photovoltaic power conversion:

1. Diffusion Current: Driven by steep concentration gradients, free electrons near the junction diffuse from the n-side into the p-side, while holes diffuse from the p-side into the n-side.
2. Recombination at the Interface: Crossing electrons fill available holes along the interface and neutralize each other.
3. Uncovered Fixed Ions: As mobile carriers depart, they leave behind uncompensated, charged dopant atoms locked immovably in the crystal lattice: positively charged donor ions ($P^+$) on the n-side and negatively charged acceptor ions ($B^-$) on the p-side.
4. The Depletion Region: This zone is completely depleted of mobile charge carriers. The opposing layers of fixed positive and negative ions establish a strong internal electrostatic field directed from the n-side toward the p-side.
5. Equilibrium (Barrier Potential): The internal electric field opposes further diffusion. Thermal equilibrium is reached with a built-in potential barrier of approximately 0.6 to 0.7 volts for crystalline silicon.

When photons generate electron-hole pairs within or near this depletion region, the built-in electric field sweeps the electrons toward the n-type layer (front contact/cathode) and the holes toward the p-type layer (rear contact/anode). Connecting an external electrical circuit provides a low-resistance path for these electrons to flow from the n-side through the load to the p-side, performing electrical work before recombining.

---

Crystalline Silicon Technologies: Monocrystalline vs. Polycrystalline

Over 95% of worldwide photovoltaic installations utilize wafer-based crystalline silicon (c-Si). Crystalline modules are categorized into two primary historical classes based on ingot crystallization: monocrystalline and polycrystalline.

The Czochralski (CZ) Process for Monocrystalline Silicon

Monocrystalline wafers originate from cylindrical ingots grown using the Czochralski process:

1. Electronic-grade polysilicon feedstock (purity >99.9999999%, "nine nines") is melted in a quartz crucible at 1,425°C.
2. A single high-purity silicon seed crystal with a defined crystallographic orientation (typically <100>) is dipped into the molten silicon.
3. The seed is slowly withdrawn upward while rotating under precise thermal control, freezing a single continuous crystal ingot (boule) measuring 200 mm to 300 mm in diameter and over 2 meters in length.
4. The circular ingot is squared off using diamond wire saws (yielding rounded, chamfered corners to maximize silicon yield) and sliced into ultra-thin wafers (typically 130 to 170 μm thick).

The complete absence of structural grain boundaries prevents electron trapping and recombination, delivering superior carrier lifetimes and the highest conversion efficiencies.

Polycrystalline (Multicrystalline) Casting

Polycrystalline ingots were historically produced by melting raw silicon inside large ceramic crucibles and allowing it to solidify directionally from bottom to top. As the melt cools, millions of independent crystals nucleate and grow simultaneously, forming millions of microscopic grain boundaries.

These grain boundaries act as internal recombination sinks and charge traps that degrade open-circuit voltage ($V_{oc}$) and carrier mobility. While casting used less energy and generated less kerf loss during cutting (yielding square wafers with no corner gaps), modern improvements in high-speed diamond wire sawing and economies of scale in CZ pulling caused monocrystalline manufacturing costs to drop below cast polysilicon, rendering poly-Si largely obsolete in modern tier-1 manufacturing.

---

Thin-Film Photovoltaic Technologies

Thin-film solar cells are manufactured by depositing micron-thin layers of photoactive semiconductor materials onto broad, low-cost structural substrates such as soda-lime glass, stainless steel foil, or high-temperature polyimide plastics. Because thin-film semiconductors have direct bandgaps with optical absorption coefficients orders of magnitude higher than indirect-bandgap silicon, active absorber layers require a thickness of only 1 to 3 micrometers (compared to 150 μm for crystalline silicon).

Crystalline Silicon (Indirect Bandgap): Requires ~150 µm thickness for absorption
======================================================================== (150 µm)

Thin-Film Semiconductor (Direct Bandgap): Requires ~1 to 3 µm thickness for absorption
=== (2 µm)

1. Cadmium Telluride (CdTe)

Cadmium Telluride is the most commercially successful thin-film technology worldwide, spearheaded at utility scale by First Solar.

• Physical Properties: Direct bandgap of 1.45 eV, near the ideal theoretical peak of the Shockley-Queisser limit for single-junction solar conversion.
• Manufacturing: High-rate vapor transport deposition (VTD) coats continuous sheets of hot glass with CdTe in minutes, followed by a cadmium chloride (CdCl₂) thermal activation step.
• Commercial Efficiency: Utility-scale modules achieve 18.0% to 19.5% efficiency.
• Advantages: Lowest manufacturing carbon footprint and shortest energy payback time (<0.5 years) of any commercial PV technology; excellent performance in humid, high-heat environments due to a low temperature coefficient of power (approximately -0.28%/°C); superior low-irradiance spectral response.
• Considerations: Cadmium toxicity concerns require closed-loop factory take-back and end-of-life recycling programs; tellurium is a rare byproduct of copper refining.

2. Copper Indium Gallium Selenide (CIGS)

CIGS is a quaternary compound semiconductor thin-film technology with a direct bandgap that can be continuously tuned from 1.02 eV to 1.68 eV by adjusting the gallium-to-indium ratio.

• Commercial Efficiency: Commercial rigid glass modules achieve 15% to 17.5%, with laboratory cells exceeding 23%.
• Form Factors: CIGS can be co-evaporated or sputtered onto flexible foil substrates, enabling rollable, lightweight solar blankets and building-integrated photovoltaic (BIPV) roof membranes.
• Challenges: Extreme manufacturing complexity across four volatile elements, moisture sensitivity requiring hermetic edge sealing, and higher production cost per watt compared to c-Si.

3. Amorphous Silicon (a-Si)

Amorphous silicon lacks a crystalline lattice; its atomic network is disordered and filled with broken ("dangling") silicon bonds passivated by hydrogen alloying (hydrogenated amorphous silicon, a-Si:H).

• Bandgap: Direct-like optical bandgap of 1.7 eV.
• Commercial Efficiency: Low, typically 6.0% to 10.0%.
• The Staebler-Wronski Effect: Under initial sun exposure (first 100 to 500 hours), meta-stable defect density increases, permanently degrading cell conversion efficiency by 15% to 30% before reaching a stabilized operating plateau.
• Primary Applications: Low-power consumer electronics (pocket calculators, solar garden lights) and specialized transparent architectural glass.

---

Advanced Cell Architectures: PERC, TOPCon, and HJT

For decades, commercial silicon PV was dominated by the standard Aluminum Back Surface Field (Al-BSF) cell, which reached a practical efficiency ceiling of ~19.5% due to high electron recombination at the rear full-area metal contact. Over the past decade, advanced cell architectures transformed the market:

Al-BSF (Historical Base, ~19.5%) 
   └──> PERC (Dielectric Rear Passivation, ~21.5%)
           ├──> TOPCon (Tunnel Oxide Passivated Contact, ~23.5% - 25%)
           └──> HJT (Heterojunction Silicon + Amorphous Layers, ~23.5% - 25%+)

1. PERC (Passivated Emitter and Rear Cell)

PERC revolutionized mainstream manufacturing by adding two processing steps to standard p-type silicon wafers:

1. Dielectric Rear Passivation Layer: A nanoscale dielectric stack of aluminum oxide (Al₂O₃) and silicon nitride (SiNₓ) is deposited on the rear silicon surface. This passivates dangling silicon bonds, drastically reducing rear-surface electron recombination.
2. Internal Light Reflection: The dielectric layer acts as an internal mirror. Long-wavelength red and near-infrared photons that pass through the wafer without absorption are reflected back through the silicon for a second absorption opportunity.
3. Laser Contact Opening (LCO): Microscopic holes are cut through the dielectric layer with high-speed lasers, confining metal-silicon contact to tiny localized points and preventing metal-induced recombination.

PERC elevated standard monocrystalline module efficiencies to 20.5% to 22.0%.

2. TOPCon (Tunnel Oxide Passivated Contact)

TOPCon represents the reigning industry standard for high-efficiency mass production, transitioning cell substrates from p-type to n-type silicon wafers.

• Tunnel Oxide Layer: A chemically grown, ultra-thin silicon oxide layer (SiO₂, thickness only 1.2 to 1.5 nanometers, or ~10 to 15 atoms thick) is applied to the rear wafer surface.
• Doped Polysilicon Layer: A thin layer of heavily phosphorus-doped polycrystalline silicon is deposited over the oxide.
• Quantum Mechanical Tunneling: The oxide layer is so thin that majority carriers (electrons) pass directly through it via quantum mechanical tunneling, while minority carriers (holes) are blocked by energy band offsets. This provides carrier selectivity with near-zero contact recombination.
• Performance Advantages: Commercial module efficiencies reach 22.5% to 24.5%. N-type wafers contain zero boron, completely eliminating Boron-Oxygen Light-Induced Degradation (LID). TOPCon modules exhibit exceptional temperature coefficients (typically -0.30%/°C) and superior bifaciality.

3. HJT (Heterojunction with Intrinsic Thin-Layer)

HJT combines the benefits of crystalline silicon and thin-film amorphous silicon within a single symmetrical cell:

• Structure: An ultra-pure n-type crystalline silicon wafer is sandwiched between two ultra-thin layers of intrinsic (undoped) amorphous silicon (a-Si:H), followed by doped amorphous silicon layers (p-type on the front, n-type on the back) and transparent conductive oxide (TCO) layers for current extraction.
• Superior Surface Passivation: The intrinsic amorphous layers coat the crystalline wafer, reducing surface defect states and driving open-circuit voltages ($V_{oc}$) above 740 to 755 mV (compared to ~680 mV for PERC).
• Performance Advantages: Module efficiencies exceed 23.0% to 25.0%. HJT possesses the lowest temperature coefficient of power in commercial crystalline PV (-0.26%/°C), exceptionally high bifaciality (>90%), and low degradation.
• Manufacturing Constraints: Requires entirely new low-temperature (<200°C) processing lines and higher capital expenditure compared to TOPCon, which can be retrofitted onto existing PERC factory lines.

---

Modern Module Engineering Innovations

Raw cell efficiency is only one component of final module power. Structural innovations in module assembly maximize power output, mitigate mechanical stress, and lower levelized cost of energy (LCOE).

Half-Cut (Split-Cell) Technology and the I²R Principle

Traditional modules assembled 60 or 72 full-size square silicon cells in series. Modern modules cut standard cells in half (yielding 120 or 144 half-cut cells) using non-destructive infrared laser scribing followed by mechanical cleavage.

Standard Full Cell: Current = I  -->  Power Loss = I² × R

Half-Cut Cell:      Current = I/2 --> Power Loss = (I/2)² × R = 1/4 (I² × R)  [75% Loss Reduction!]

Why Current Halving Cuts Conductor Losses by 75%

Photogenerated current is strictly proportional to cell surface area. When a cell is cut in half, its operating current is divided by two ($I_{\text{half}} = I / 2$), while its operating voltage remains identical.

Resistive power loss in conductors (copper ribbons, busbars, and contact fingers) is governed by Joule's law:

$P_{\text{loss}} = I^2 \cdot R$

Substituting the halved current into the equation:

$P_{\text{loss, half}} = \left(\frac{I}{2}\right)^2 \cdot R = \frac{I^2}{4} \cdot R = 0.25 \cdot P_{\text{loss, full}}$

Halving the current reduces internal resistive ribbon power dissipation by 75%. This thermal dissipation reduction delivers an immediate 2% to 3% (5 to 10 W) boost in module power output without changing cell chemistry.

Furthermore, half-cut modules divide the internal circuitry into two parallel upper and lower twin sub-arrays, with the junction box split into three compact center enclosures. If the bottom half of a portrait-mounted half-cut module is shaded by snow or an adjacent racking row, the upper half operates independently at 100% capacity, retaining 50% of total module power (unlike traditional full-cell modules, where shading on the bottom row completely shuts down all three vertical diode strings).

Multi-Busbar (MBB) Interconnects

Older module designs routed current through 3, 4, or 5 wide, flat copper ribbon busbars soldered across the cell front face. Modern modules employ Multi-Busbar (MBB) architectures using 9, 12, or 16 micro-fine cylindrical wire busbars:

• Reduced Carrier Travel Distance: Fine busbars shorten the distance photogenerated electrons must travel through high-resistance surface fingers before reaching a busbar, cutting resistive losses.
• Reduced Optical Shading: Cylindrical wire busbars reflect incident light off their rounded sides back onto the glass-air interface at angles causing total internal reflection, directing 70% of the light back onto the active cell surface.
• Microcrack Resilience: If a silicon wafer suffers a mechanical microcrack from wind, hail, or snow loading, 12 to 16 busbars provide redundant electrical pathways. This prevents disconnected "dead zones," preserving energy harvest over decades of field operation.

Bifacial Solar Modules and Albedo

Bifacial PV modules generate electrical energy from both the front face (direct sunlight) and the rear face (reflected and diffuse sunlight). Rather than using an opaque white polymer backsheet, bifacial modules incorporate either a transparent backsheet or a dual-glass (glass-glass) construction.

         Direct Sunlight ↓ ↓ ↓ ↓ ↓
    ┌─────────────────────────────────┐
    │       FRONT FACE OF MODULE      │
    │   ===========================   │
    │       REAR FACE OF MODULE       │
    └─────────────────────────────────┘
         ↑ ↑ ↑ ↑ ↑ Reflected Light (Albedo)
    ─────────────────────────────────── Ground Surface (Grass, Gravel, White TPO)

The Bifaciality Factor ($\phi$)

The bifaciality factor is the ratio of rear-side rated efficiency ($P_{\text{max, rear}}$) to front-side rated efficiency ($P_{\text{max, front}}$) under identical STC illumination:

$\phi = \frac{P_{\text{max, rear}}}{P_{\text{max, front}}} \times 100\%$

• PERC Bifaciality: ~70% to 75%
• TOPCon Bifaciality: ~80% to 85%
• HJT Bifaciality: ~90% to 95% (HJT's symmetrical structure achieves near-identical rear efficiency)

Albedo and Ground Reflectance

The additional energy produced by the rear face (the bifacial gain) depends directly on the mounting height above ground, row spacing (ground coverage ratio, GCR), and the albedo (surface solar reflectance) of the terrain beneath the array:

Glass-Glass vs. Glass-Backsheet Packaging

---

Realistic Field Scenario

An installation contractor is designing a 150 kW commercial solar project on a flat rooftop surfaced with a newly installed bright white thermoplastic polyolefin (TPO) membrane having a verified albedo of 0.70 (70% reflectance).

• Module Option A: Standard monofacial p-type PERC with an opaque white backsheet, rated at 410 W STC, module efficiency 21.0%.
• Module Option B: Dual-glass n-type TOPCon bifacial module, rated at 430 W STC front-side, bifaciality factor $\phi = 80%$.

By tilting the bifacial TOPCon modules at 15° with a 0.5-meter clearance above the white roof, rear-side sensors capture high reflected diffuse irradiance, yielding an average verified bifacial energy gain of +20%. Consequently, each 430 W module delivers an effective field power output equivalent to $430\text{ W} \times 1.20 = 516\text{ W}$. This reduces total module count, racking hardware, DC cabling, labor, and roof attachments, cutting overall system LCOE significantly.

---

Exam Watch: Key NABCEP Takeaways

• Dopants to Remember: Boron is a Group III acceptor creating positive holes (p-type). Phosphorus is a Group V donor creating free electrons (n-type).
• Bandgap Threshold: Silicon bandgap is ~1.12 eV. Photons with energy less than this value cannot produce electricity; photons with energy above this value lose excess energy to thermalization.
• Half-Cut Power Math: Cutting cell area in half halves the current ($I/2$). Because power loss equals $I^2R$, internal resistive losses are reduced to $(1/2)^2 = 1/4$, or 75% reduction in resistive losses.
• Bifacial Mechanics: Rear-side power generation requires dual-glass or transparent backsheets and depends on ground albedo. White TPO roofs (60% to 80%) and snow (70% to 85%) yield the highest bifacial gains.